diff options
| author | Angel Pons <th3fanbus@gmail.com> | 2020-10-29 13:24:57 +0100 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2021-02-25 10:05:06 +0000 |
| commit | 57a2a3ba935b4df4686fdcfba3ae7fc2218e20f3 (patch) | |
| tree | 10f599bd22d5a936a6fb1a75fca00a9c4969ea02 | |
| parent | acd65dddbd697cc00bb1ac1683d21f83acd37638 (diff) | |
| download | coreboot-57a2a3ba935b4df4686fdcfba3ae7fc2218e20f3.tar.gz coreboot-57a2a3ba935b4df4686fdcfba3ae7fc2218e20f3.tar.bz2 coreboot-57a2a3ba935b4df4686fdcfba3ae7fc2218e20f3.zip | |
sb/intel/lynxpoint/acpi: Add missing USB ports
Broadwell has these devices, so add them to Lynx Point as well. This is
done in preparation to have Broadwell boards use Lynx Point ACPI code.
Change-Id: Id66f169070cdfe3a6d166ca18916d4ddaf4a5fea
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/46959
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
| -rw-r--r-- | src/southbridge/intel/lynxpoint/acpi/xhci.asl | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/src/southbridge/intel/lynxpoint/acpi/xhci.asl b/src/southbridge/intel/lynxpoint/acpi/xhci.asl index a65b1f6202eb..9233163e3b17 100644 --- a/src/southbridge/intel/lynxpoint/acpi/xhci.asl +++ b/src/southbridge/intel/lynxpoint/acpi/xhci.asl @@ -337,9 +337,12 @@ Device (XHCI) Device (PRT5) { Name (_ADR, 5) } // USB Port 4 Device (PRT6) { Name (_ADR, 6) } // USB Port 5 Device (PRT7) { Name (_ADR, 7) } // USB Port 6 + Device (PRT8) { Name (_ADR, 8) } // USB Port 7 Device (SSP1) { Name (_ADR, 10) } // USB Port 10 Device (SSP2) { Name (_ADR, 11) } // USB Port 11 Device (SSP3) { Name (_ADR, 12) } // USB Port 12 Device (SSP4) { Name (_ADR, 13) } // USB Port 13 + Device (SSP5) { Name (_ADR, 14) } // USB Port 14 + Device (SSP6) { Name (_ADR, 15) } // USB Port 15 } } |