diff options
| author | Duncan Laurie <dlaurie@chromium.org> | 2016-12-16 08:01:09 -0800 |
|---|---|---|
| committer | Duncan Laurie <dlaurie@chromium.org> | 2016-12-16 23:18:40 +0100 |
| commit | 690831d148edd04da14204211cb1c83cb12b1ba6 (patch) | |
| tree | 2feaea5517cafa4cf397bce5c32ae150c9a44369 | |
| parent | 698b3876cc1d17b2aa5e1c7d0e20794c60b801bc (diff) | |
| download | coreboot-690831d148edd04da14204211cb1c83cb12b1ba6.tar.gz coreboot-690831d148edd04da14204211cb1c83cb12b1ba6.tar.bz2 coreboot-690831d148edd04da14204211cb1c83cb12b1ba6.zip | |
google/eve: Set throttle offset to 10 degrees
Set the thermal throttle (prochot) activation to be 10 degrees
below TJmax so PROCHOT# kicks in at 90C instead of 100C.
BUG=chrome-os-partner:58666
TEST=boot on eve, check msr value before and after resume:
> iotools rdmsr 1 0x1a2
0x000000000a6400e6
> echo mem > /sys/power/state
> iotools rdmsr 1 0x1a2
0x000000000a6400e6
Change-Id: I3ab3a050a1e27c18a940bd7519eabaf015ef93eb
Signed-off-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-on: https://review.coreboot.org/17901
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
| -rw-r--r-- | src/mainboard/google/eve/devicetree.cb | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mainboard/google/eve/devicetree.cb b/src/mainboard/google/eve/devicetree.cb index efcadd2a569e..6e709b7e5af9 100644 --- a/src/mainboard/google/eve/devicetree.cb +++ b/src/mainboard/google/eve/devicetree.cb @@ -187,6 +187,7 @@ chip soc/intel/skylake register "speed_shift_enable" = "1" register "dptf_enable" = "1" register "tdp_pl2_override" = "7" + register "tcc_offset" = "10" device cpu_cluster 0 on device lapic 0 on end |