summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2022-07-27 20:11:19 +0000
committerSubrata Banik <subratabanik@google.com>2022-07-29 19:58:01 +0000
commit8072b420a6617a461f9708540b9cbdd295d5b30c (patch)
treed44e2c7f26e628bb42ab95d1a09720216d179d82
parent828243ebca8546975d4d1be6f2136f1afd03b08e (diff)
downloadcoreboot-8072b420a6617a461f9708540b9cbdd295d5b30c.tar.gz
coreboot-8072b420a6617a461f9708540b9cbdd295d5b30c.tar.bz2
coreboot-8072b420a6617a461f9708540b9cbdd295d5b30c.zip
mb/google/rex: Perform display configuration override
This patch enables display port configuration as per the Rex schematics. TEST=Able to dump FSP UPD to ensure the override is successful. Signed-off-by: Subrata Banik <subratabanik@google.com> Change-Id: I9e81d037416e46e52cb72344425d6d8725dae192 Reviewed-on: https://review.coreboot.org/c/coreboot/+/66209 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Reviewed-by: Tarun Tuli <taruntuli@google.com>
-rw-r--r--src/mainboard/google/rex/variants/rex0/overridetree.cb11
1 files changed, 11 insertions, 0 deletions
diff --git a/src/mainboard/google/rex/variants/rex0/overridetree.cb b/src/mainboard/google/rex/variants/rex0/overridetree.cb
index f5d9430b224d..c38721d3634e 100644
--- a/src/mainboard/google/rex/variants/rex0/overridetree.cb
+++ b/src/mainboard/google/rex/variants/rex0/overridetree.cb
@@ -13,6 +13,17 @@ chip soc/intel/meteorlake
register "tcss_ports[0]" = "TCSS_PORT_DEFAULT(OC0)"
register "tcss_ports[2]" = "TCSS_PORT_DEFAULT(OC_SKIP)"
+ # Enable eDP in Port A
+ register "ddi_port_A_config" = "1"
+ # Enable HDMI in Port B
+ register "ddi_port_B_config" = "0"
+
+ # Enable Display Port Configuration
+ register "ddi_ports_config" = "{
+ [DDI_PORT_A] = DDI_ENABLE_HPD,
+ [DDI_PORT_B] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
+ }"
+
register "serial_io_gspi_mode" = "{
[PchSerialIoIndexGSPI0] = PchSerialIoDisabled,
[PchSerialIoIndexGSPI1] = PchSerialIoPci,