mb/system76/rpl: Add Bonobo WS 15 as a variant

The Bonobo Workstation 15 (bonw15) is a Raptor Lake-HX board. Tested with a custom edk2 UefiPayloadPkg. Working: - PS/2 keyboard - I2C HID touchpad - Both DIMM slots with 5200 MT/s memory - All M.2 SSD slots - All USB ports - Webcam - Ethernet - WiFi/Bluetooth - Integrated graphics using Intel GOP driver - Internal microphone - Internal speakers - Combined 3.5mm headphone + mic audio - 3.5mm microphone input - S3 suspend/resume - Booting Pop!_OS Linux 22.04 with kernel 6.2.7 - TPM 2.0 device Not working: - Discrete/Hybrid graphics - Thunderbolt Change-Id: I6d4e408604a0c5c5272e841f4093baaf28c790cd Signed-off-by: Jeremy Soller <jeremy@system76.com> Signed-off-by: Tim Crawford <tcrawford@system76.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/75276 Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
author: Jeremy Soller <jeremy@system76.com> 2023-07-20 11:28:07 -0600
committer: Felix Held <felix-coreboot@felixheld.de> 2023-07-25 19:46:05 +0000
commit: 9091a94528f93cd0d7f641f0cbb1b6e1acce535c (patch)
tree: 4749b35d6be37e7abb05395a3822b53db1f82920
parent: d6656bed832b5cf42e86bac286c3cfa5ba30f16d (diff)
download: coreboot-9091a94528f93cd0d7f641f0cbb1b6e1acce535c.tar.gz
coreboot-9091a94528f93cd0d7f641f0cbb1b6e1acce535c.tar.bz2
coreboot-9091a94528f93cd0d7f641f0cbb1b6e1acce535c.zip
12 files changed, 806 insertions, 0 deletions
diff --git a/Documentation/mainboard/index.md b/Documentation/mainboard/index.md
index 605f741dde72..e311198f58d1 100644
--- a/Documentation/mainboard/index.md
+++ b/Documentation/mainboard/index.md
@@ -207,6 +207,7 @@ The boards in this section are not real mainboards, but emulators.
 - [Adder Workstation 2](system76/addw2.md)
 - [Adder Workstation 3](system76/addw3.md)
 - [Bonobo Workstation 14](system76/bonw14.md)
+- [Bonobo Workstation 15](system76/bonw15.md)
 - [Darter Pro 6](system76/darp6.md)
 - [Darter Pro 7](system76/darp7.md)
 - [Darter Pro 8](system76/darp8.md)
diff --git a/Documentation/mainboard/system76/bonw15.md b/Documentation/mainboard/system76/bonw15.md
new file mode 100644
index 000000000000..db32efe26f25
--- /dev/null
+++ b/Documentation/mainboard/system76/bonw15.md
@@ -0,0 +1,65 @@
+# System76 Bonobo Workstation 15 (bonw15)
+
+## Specs
+
+- CPU
+  - Intel Core i9-13900HX
+- Chipset
+  - Intel HM770
+- EC
+  - ITE IT5570E running [System76 EC](https://github.com/system76/ec)
+- Graphics
+  - dGPU options:
+    - NVIDIA GeForce RTX 4080
+    - NVIDIA GeForce RTX 4090
+  - eDP 17.3" 3840x2160@144Hz LCD (BOE NE173QUM-NY1)
+  - 1x HDMI 2.1
+  - 1x Mini DisplayPort 1.4
+  - 2x DisplayPort 1.4 over USB-C
+- Memory
+  - Up to 64GB (2x32GB) dual-channel DDR5 SO-DIMMs @ 5200 Mhz
+- Networking
+  - Onboard Intel Killer Ethernet E3100X 2.5 GbE
+  - M.2 NVMe/CNVi WiFi/Bluetooth (Intel Wi-Fi 6 AX210/211)
+- Power
+  - 330W (19.5V, 16.42A) AC adapter (Chicony A20-330P1A)
+    - Rectangular connector; not a barrel connector
+  - 99Wh 8-cell Lithium-ion battery
+- Sound
+  - Realtek ALC1220 codec
+  - Realtek ALC1318 smart amp
+  - Internal speakers and microphone
+  - Combined 3.5mm headphone & microphone jack
+  - Combined 3.5mm microphone & S/PDIF jack
+  - HDMI, mDP, USB-C DP audio
+- Storage
+  - 3x M.2 PCIe NVMe Gen 4 SSDs
+- USB
+  - 2x USB Type-C with Thunderbolt 4
+  - 2x USB 3.2 Gen 2 Type-A
+- Dimensions
+  - 2.49cm x 39.6cm x 27.8cm, 3.29kg
+
+## Flashing coreboot
+
+```eval_rst
++---------------------+---------------------+
+| Type                | Value               |
++=====================+=====================+
+| Socketed flash      | no                  |
++---------------------+---------------------+
+| Vendor              | GigaDevice          |
++---------------------+---------------------+
+| Model               | GD25B256E           |
++---------------------+---------------------+
+| Size                | 32 MiB              |
++---------------------+---------------------+
+| Package             | WSON-8              |
++---------------------+---------------------+
+| Internal flashing   | yes                 |
++---------------------+---------------------+
+| External flashing   | yes                 |
++---------------------+---------------------+
+```
+
+The flash chip (U58) is next to the left M.2 port.
diff --git a/src/mainboard/system76/rpl/Kconfig b/src/mainboard/system76/rpl/Kconfig
index 6d94ee680ebb..693ca5f40583 100644
--- a/src/mainboard/system76/rpl/Kconfig
+++ b/src/mainboard/system76/rpl/Kconfig
@@ -29,6 +29,12 @@ config BOARD_SYSTEM76_ADDW3
 	select PCIEXP_HOTPLUG
 	select SOC_INTEL_ALDERLAKE_PCH_S
 
+config BOARD_SYSTEM76_BONW15
+	select BOARD_SYSTEM76_RPL_COMMON
+	select EC_SYSTEM76_EC_DGPU
+	select PCIEXP_HOTPLUG
+	select SOC_INTEL_ALDERLAKE_PCH_S
+
 config BOARD_SYSTEM76_DARP9
 	select BOARD_SYSTEM76_RPL_COMMON
 	select PCIEXP_HOTPLUG
@@ -63,6 +69,7 @@ config MAINBOARD_DIR
 
 config VARIANT_DIR
 	default "addw3" if BOARD_SYSTEM76_ADDW3
+	default "bonw15" if BOARD_SYSTEM76_BONW15
 	default "darp9" if BOARD_SYSTEM76_DARP9
 	default "galp7" if BOARD_SYSTEM76_GALP7
 	default "gaze18" if BOARD_SYSTEM76_GAZE18
@@ -74,6 +81,7 @@ config OVERRIDE_DEVICETREE
 
 config MAINBOARD_PART_NUMBER
 	default "addw3" if BOARD_SYSTEM76_ADDW3
+	default "bonw15" if BOARD_SYSTEM76_BONW15
 	default "darp9" if BOARD_SYSTEM76_DARP9
 	default "galp7" if BOARD_SYSTEM76_GALP7
 	default "gaze18" if BOARD_SYSTEM76_GAZE18
@@ -82,6 +90,7 @@ config MAINBOARD_PART_NUMBER
 
 config MAINBOARD_SMBIOS_PRODUCT_NAME
 	default "Adder WS" if BOARD_SYSTEM76_ADDW3
+	default "Bonobo WS" if BOARD_SYSTEM76_BONW15
 	default "Darter Pro" if BOARD_SYSTEM76_DARP9
 	default "Galago Pro" if BOARD_SYSTEM76_GALP7
 	default "Gazelle" if BOARD_SYSTEM76_GAZE18
@@ -90,6 +99,7 @@ config MAINBOARD_SMBIOS_PRODUCT_NAME
 
 config MAINBOARD_VERSION
 	default "addw3" if BOARD_SYSTEM76_ADDW3
+	default "bonw15" if BOARD_SYSTEM76_BONW15
 	default "darp9" if BOARD_SYSTEM76_DARP9
 	default "galp7" if BOARD_SYSTEM76_GALP7
 	default "gaze18" if BOARD_SYSTEM76_GAZE18
diff --git a/src/mainboard/system76/rpl/Kconfig.name b/src/mainboard/system76/rpl/Kconfig.name
index 1d326f4e5d5e..b0ee8ab2b7af 100644
--- a/src/mainboard/system76/rpl/Kconfig.name
+++ b/src/mainboard/system76/rpl/Kconfig.name
@@ -1,6 +1,9 @@
 config BOARD_SYSTEM76_ADDW3
 	bool "addw3"
 
+config BOARD_SYSTEM76_BONW15
+	bool "bonw15"
+
 config BOARD_SYSTEM76_DARP9
 	bool "darp9"
 
diff --git a/src/mainboard/system76/rpl/variants/bonw15/board.fmd b/src/mainboard/system76/rpl/variants/bonw15/board.fmd
new file mode 100644
index 000000000000..b2615d1e1717
--- /dev/null
+++ b/src/mainboard/system76/rpl/variants/bonw15/board.fmd
@@ -0,0 +1,12 @@
+FLASH 32M {
+	SI_DESC 4K
+	SI_ME 3944K
+	SI_BIOS@16M 16M {
+		RW_MRC_CACHE 64K
+		SMMSTORE(PRESERVE) 256K
+		WP_RO {
+			FMAP 4K
+			COREBOOT(CBFS)
+		}
+	}
+}
diff --git a/src/mainboard/system76/rpl/variants/bonw15/board_info.txt b/src/mainboard/system76/rpl/variants/bonw15/board_info.txt
new file mode 100644
index 000000000000..54184b94b245
--- /dev/null
+++ b/src/mainboard/system76/rpl/variants/bonw15/board_info.txt
@@ -0,0 +1,2 @@
+Board name: bonw15
+Release year: 2023
diff --git a/src/mainboard/system76/rpl/variants/bonw15/data.vbt b/src/mainboard/system76/rpl/variants/bonw15/data.vbt
new file mode 100644
index 000000000000..fedf53f295c4
--- /dev/null
+++ b/src/mainboard/system76/rpl/variants/bonw15/data.vbt
diff --git a/src/mainboard/system76/rpl/variants/bonw15/gpio.c b/src/mainboard/system76/rpl/variants/bonw15/gpio.c
new file mode 100644
index 000000000000..d38666e955c2
--- /dev/null
+++ b/src/mainboard/system76/rpl/variants/bonw15/gpio.c
@@ -0,0 +1,294 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#include <mainboard/gpio.h>
+#include <soc/gpio.h>
+
+static const struct pad_config gpio_table[] = {
+	/* ------- GPIO Group GPD ------- */
+	PAD_CFG_NF(GPD0, UP_20K, PWROK, NF1), // PM_BATLOW#
+	PAD_CFG_NF(GPD1, NATIVE, PWROK, NF1), // AC_PRESENT
+	_PAD_CFG_STRUCT(GPD2, 0x42880100, 0x0000), // PCH_LAN_WAKE#
+	PAD_CFG_NF(GPD3, UP_20K, PWROK, NF1), // PWR_BTN#
+	PAD_CFG_NF(GPD4, NONE, PWROK, NF1), // SUSB#_PCH
+	PAD_CFG_NF(GPD5, NONE, PWROK, NF1), // SUSC#_PCH
+	PAD_CFG_NF(GPD6, NONE, PWROK, NF1), // SLP_A#_N
+	PAD_CFG_GPI(GPD7, NONE, PWROK), // GPD_7
+	PAD_CFG_NF(GPD8, NONE, PWROK, NF1), // CNVI_SUSCLK
+	PAD_CFG_GPO(GPD9, 0, PWROK), // SLP_WLAN_N
+	PAD_CFG_NF(GPD10, NONE, PWROK, NF1), // SLP_S5#
+	PAD_CFG_GPO(GPD11, 0, DEEP), // LANPHYPC
+	PAD_CFG_GPO(GPD12, 0, DEEP), // TP_GPD_12
+
+	/* ------- GPIO Group GPP_A ------- */
+	PAD_CFG_NF(GPP_A0, UP_20K, DEEP, NF1), // ESPI_IO0_EC
+	PAD_CFG_NF(GPP_A1, UP_20K, DEEP, NF1), // ESPI_IO1_EC
+	PAD_CFG_NF(GPP_A2, UP_20K, DEEP, NF1), // ESPI_IO2_EC
+	PAD_CFG_NF(GPP_A3, UP_20K, DEEP, NF1), // ESPI_IO3_EC
+	PAD_CFG_NF(GPP_A4, UP_20K, DEEP, NF1), // ESPI_CS_EC#
+	PAD_CFG_NF(GPP_A5, DN_20K, DEEP, NF1), // ESPI_CLK_EC
+	PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1), // ESPI_RESET_N
+	PAD_CFG_GPO(GPP_A7, 0, DEEP),
+	PAD_CFG_GPO(GPP_A8, 0, DEEP),
+	PAD_CFG_GPO(GPP_A9, 0, DEEP),
+	PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1), // ESPI_ALERT0#
+	PAD_CFG_GPI(GPP_A11, UP_20K, DEEP), // GPIO4_GC6_NVDD_EN_R
+	PAD_CFG_GPO(GPP_A12, 0, DEEP),
+	PAD_CFG_GPO(GPP_A13, 0, DEEP),
+	PAD_CFG_GPO(GPP_A14, 0, DEEP),
+
+	/* ------- GPIO Group GPP_B ------- */
+	_PAD_CFG_STRUCT(GPP_B0, 0x82900100, 0x0000), // TPM_PIRQ#
+	PAD_CFG_GPO(GPP_B1, 0, DEEP),
+	PAD_CFG_GPI(GPP_B2, NONE, DEEP), // CNVI_WAKE#
+	PAD_CFG_GPO(GPP_B3, 1, DEEP), // PCH_BT_EN
+	PAD_CFG_GPO(GPP_B4, 0, DEEP),
+	PAD_CFG_GPO(GPP_B5, 0, DEEP),
+	PAD_CFG_GPO(GPP_B6, 0, DEEP),
+	PAD_CFG_GPO(GPP_B7, 0, DEEP),
+	PAD_CFG_GPO(GPP_B8, 0, DEEP),
+	PAD_CFG_GPO(GPP_B9, 0, DEEP),
+	PAD_CFG_GPO(GPP_B10, 0, DEEP),
+	PAD_CFG_GPO(GPP_B11, 0, DEEP),
+	PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1), // SLP_S0#
+	PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1), // PLT_RST#
+	PAD_CFG_NF(GPP_B14, NONE, DEEP, NF1), // HDA_SPKR
+	PAD_CFG_GPO(GPP_B15, 0, DEEP), // PS8461_SW
+	PAD_CFG_GPO(GPP_B16, 0, DEEP),
+	PAD_CFG_GPO(GPP_B17, 1, RSMRST), // 2.5G_LAN_EN
+	PAD_CFG_NF(GPP_B18, NONE, RSMRST, NF1), // PMCALERT#
+	PAD_CFG_GPO(GPP_B19, 1, DEEP), // PCH_WLAN_EN
+	PAD_CFG_GPO(GPP_B20, 0, DEEP),
+	PAD_CFG_GPO(GPP_B21, 0, DEEP), // GPP_B21
+	PAD_CFG_GPO(GPP_B22, 1, DEEP), // LAN_RST#
+	PAD_CFG_GPI(GPP_B23, NONE, DEEP), // GPP_B23
+
+	/* ------- GPIO Group GPP_C ------- */
+	PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1), // SMB_CLK
+	PAD_CFG_NF(GPP_C1, NONE, DEEP, NF1), // SMB_DATA
+	PAD_CFG_GPI(GPP_C2, NONE, PLTRST), // PCH_PORT80_LED
+	PAD_CFG_GPO(GPP_C3, 0, DEEP), // GPPC_I2C2_SDA
+	PAD_CFG_GPO(GPP_C4, 0, DEEP), // GPPC_I2C2_SCL
+	PAD_CFG_NF(GPP_C5, NONE, DEEP, NF1), // GPP_C_5_SML0ALERT_N
+	PAD_CFG_GPO(GPP_C6, 0, DEEP),
+	PAD_CFG_GPO(GPP_C7, 0, DEEP),
+	PAD_CFG_GPI(GPP_C8, NONE, DEEP), // TPM_DET
+	PAD_CFG_GPO(GPP_C9, 0, DEEP),
+	PAD_CFG_GPO(GPP_C10, 0, DEEP),
+	PAD_CFG_GPO(GPP_C11, 0, DEEP),
+	PAD_CFG_GPO(GPP_C12, 0, DEEP),
+	PAD_CFG_GPO(GPP_C13, 0, DEEP),
+	PAD_CFG_GPO(GPP_C14, 0, DEEP),
+	PAD_CFG_GPO(GPP_C15, 0, DEEP),
+	PAD_CFG_NF(GPP_C16, NONE, DEEP, NF1), // I2C_SDA_TP
+	PAD_CFG_NF(GPP_C17, NONE, DEEP, NF1), // I2C_SCL_TP
+	PAD_CFG_NF(GPP_C18, NONE, DEEP, NF1), // PCH_I2C_SDA
+	PAD_CFG_NF(GPP_C19, NONE, DEEP, NF1), // PCH_I2C_SCL
+	// GPP_C20 (UART2_RXD) configured in bootblock
+	// GPP_C21 (UART2_TXD) configured in bootblock
+	PAD_CFG_GPO(GPP_C22, 0, DEEP), // ROM_I2C_EN
+	PAD_CFG_GPO(GPP_C23, 0, DEEP),
+
+	/* ------- GPIO Group GPP_D ------- */
+	PAD_CFG_GPO(GPP_D0, 0, DEEP),
+	PAD_CFG_GPO(GPP_D1, 0, DEEP),
+	PAD_CFG_GPO(GPP_D2, 0, DEEP),
+	PAD_CFG_GPO(GPP_D3, 0, DEEP), // GFX_DETECT_STRAP
+	PAD_CFG_GPO(GPP_D4, 0, DEEP), // GPP_D4_SML1CLK
+	PAD_CFG_GPO(GPP_D5, 1, DEEP), // M.2_BT_PCMFRM_CRF_RST_N
+	// GPP_D6 (M.2_BT_PCMOUT_CLKREQ0) configured by FSP
+	PAD_CFG_GPO(GPP_D7, 0, DEEP), // GPP_D7
+	PAD_NC(GPP_D8, NONE), // GPP_D8
+	PAD_CFG_NF(GPP_D9, NATIVE, DEEP, NF1), // GPP_D9_SML0CLK
+	PAD_CFG_NF(GPP_D10, NATIVE, DEEP, NF1), // GPP_D10_SML0DATA
+	PAD_CFG_NF(GPP_D11, NATIVE, DEEP, NF1),
+	PAD_CFG_NF(GPP_D12, NATIVE, DEEP, NF1),
+	PAD_CFG_NF(GPP_D13, NATIVE, DEEP, NF1),
+	PAD_CFG_NF(GPP_D14, NATIVE, DEEP, NF1),
+	PAD_CFG_NF(GPP_D15, NATIVE, DEEP, NF1), // GPP_D15_SML1DATA
+	PAD_CFG_NF(GPP_D16, NATIVE, DEEP, NF1),
+	PAD_CFG_NF(GPP_D17, NATIVE, DEEP, NF1),
+	PAD_CFG_NF(GPP_D18, NATIVE, DEEP, NF1),
+	PAD_CFG_NF(GPP_D19, NATIVE, DEEP, NF1),
+	PAD_CFG_NF(GPP_D20, NONE, DEEP, NF1),
+	PAD_CFG_NF(GPP_D21, NONE, DEEP, NF1),
+	PAD_CFG_NF(GPP_D22, NONE, DEEP, NF1),
+	PAD_CFG_NF(GPP_D23, NONE, DEEP, NF1),
+
+	/* ------- GPIO Group GPP_E ------- */
+	PAD_CFG_GPO(GPP_E0, 0, DEEP),
+	PAD_CFG_GPO(GPP_E1, 0, DEEP),
+	PAD_CFG_GPO(GPP_E2, 0, DEEP),
+	PAD_CFG_GPO(GPP_E3, 0, DEEP),
+	PAD_CFG_GPO(GPP_E4, 0, DEEP),
+	PAD_CFG_GPO(GPP_E5, 0, DEEP),
+	PAD_CFG_GPO(GPP_E6, 0, DEEP),
+	PAD_CFG_GPI_INT(GPP_E7, NONE, PLTRST, LEVEL), // TP_ATTN#
+	PAD_CFG_NF(GPP_E8, NONE, DEEP, NF1), // SATA_LED#
+	PAD_NC(GPP_E9, NONE), // GPP_E_9_USB_OC0_N
+	PAD_NC(GPP_E10, NONE), // GPP_E_10_USB_OC1_N
+	PAD_NC(GPP_E11, NONE), // GPP_E_11_USB_OC2_N
+	PAD_NC(GPP_E12, NONE), // GPP_E_12_USB_OC3_N
+	PAD_CFG_GPO(GPP_E13, 0, DEEP),
+	PAD_CFG_GPO(GPP_E14, 0, DEEP),
+	PAD_CFG_GPO(GPP_E15, 0, DEEP),
+	PAD_CFG_GPO(GPP_E16, 0, DEEP),
+	PAD_CFG_GPO(GPP_E17, 0, DEEP),
+	PAD_CFG_GPO(GPP_E18, 1, DEEP), // SB_BLON
+	PAD_CFG_GPO(GPP_E19, 0, DEEP),
+	PAD_CFG_GPO(GPP_E20, 0, DEEP),
+	PAD_CFG_GPO(GPP_E21, 0, DEEP),
+
+	/* ------- GPIO Group GPP_F ------- */
+	PAD_CFG_GPO(GPP_F0, 0, DEEP),
+	PAD_CFG_GPO(GPP_F1, 0, DEEP),
+	PAD_CFG_GPO(GPP_F2, 0, DEEP),
+	PAD_CFG_GPO(GPP_F3, 0, DEEP),
+	PAD_CFG_GPO(GPP_F4, 0, DEEP),
+	PAD_CFG_GPO(GPP_F5, 1, PLTRST), // GPP_F5_TBT_RTD3
+	PAD_CFG_GPO(GPP_F6, 0, DEEP),
+	PAD_CFG_GPO(GPP_F7, 0, DEEP),
+	PAD_CFG_GPI(GPP_F8, NONE, DEEP), // GC6_FB_EN_PCH
+	_PAD_CFG_STRUCT(GPP_F9, 0x42880100, 0x0000), // GPP_F9_TBT_WAKE#
+	PAD_CFG_GPO(GPP_F10, 0, DEEP),
+	PAD_CFG_GPO(GPP_F11, 0, DEEP),
+	PAD_CFG_GPO(GPP_F12, 0, DEEP),
+	PAD_CFG_GPO(GPP_F13, 0, DEEP),
+	PAD_CFG_GPO(GPP_F14, 0, DEEP), // PS_ON#
+	PAD_CFG_GPI(GPP_F15, NONE, DEEP), // H_SKTOCC_N
+	PAD_CFG_GPO(GPP_F16, 1, DEEP), // GPP_F16_TBT_RST#
+	PAD_CFG_GPO(GPP_F17, 0, DEEP),
+	PAD_CFG_GPO(GPP_F18, 0, DEEP), // CCD_FW_WP#
+	PAD_CFG_NF(GPP_F19, NONE, DEEP, NF1), // NB_ENAVDD
+	PAD_CFG_NF(GPP_F20, NONE, DEEP, NF1), // BLON
+	PAD_CFG_NF(GPP_F21, NONE, DEEP, NF1), // EDP_BRIGHTNESS
+	// GPP_F22 (DGPU_PWR_EN) configured in bootblock
+	PAD_CFG_GPO(GPP_F23, 0, DEEP),
+
+	/* ------- GPIO Group GPP_G ------- */
+	PAD_CFG_GPO(GPP_G0, 0, RSMRST), // TBT_USB_FORCE_PWR
+	PAD_CFG_GPI(GPP_G1, NONE, DEEP), // GPP_G1
+	PAD_CFG_GPI(GPP_G2, DN_20K, DEEP), // DNX_FORCE_RELOAD
+	PAD_CFG_GPI(GPP_G3, NONE, DEEP), // GPP_G3
+	PAD_CFG_GPI(GPP_G4, NONE, DEEP), // GPP_G4
+	PAD_CFG_NF(GPP_G5, NONE, DEEP, NF1), // SLP_DRAM_N
+	PAD_CFG_GPI(GPP_G6, NONE, DEEP), // GPP_G6
+	_PAD_CFG_STRUCT(GPP_G7, 0x42800100, 0x0000), // TBCIO_PLUG_EVENT#
+
+	/* ------- GPIO Group GPP_H ------- */
+	PAD_CFG_GPI(GPP_H0, NONE, DEEP), // VAL_SV_ADVANCE_STRAP
+	PAD_CFG_GPO(GPP_H1, 0, DEEP),
+	PAD_CFG_GPI(GPP_H2, NONE, DEEP), // WLAN_WAKE_N
+	// GPP_H3 (WLAN_CLKREQ9#) configured by FSP
+	// GPP_H4 (SSD1_CLKREQ10#) configured by FSP
+	// GPP_H5 (SSD2_CLKREQ11#) configured by FSP
+	// GPP_H6 (SSD3_CLKREQ12#) configured by FSP
+	// GPP_H7 (GLAN_CLKREQ13#) configured by FSP
+	// GPP_H8 (GPU_PCIE_CLKREQ14#) configured by FSP
+	// GPP_H9 (TBT_CLKREQ15#) configured by FSP
+	PAD_CFG_NF(GPP_H10, NONE, DEEP, NF1), // GPP_H10_SML2CLK
+	PAD_CFG_NF(GPP_H11, NONE, DEEP, NF1), // GPP_H11_SML2DATA
+	PAD_CFG_GPI(GPP_H12, NONE, DEEP), // GPP_H12
+	PAD_CFG_NF(GPP_H13, NONE, DEEP, NF1), // GPP_H13_SML3CLK
+	PAD_CFG_NF(GPP_H14, NONE, DEEP, NF1), // GPP_H14_SML3DATA
+	PAD_CFG_GPI(GPP_H15, NONE, DEEP), // GPP_H_15_SML3ALERT_N
+	PAD_CFG_GPI(GPP_H16, NONE, DEEP),
+	PAD_CFG_GPO(GPP_H17, 1, DEEP), // M.2_PLT_RST_CNTRL3#
+	PAD_CFG_GPI(GPP_H18, NONE, DEEP), // GPP_H18
+	PAD_CFG_GPO(GPP_H19, 0, DEEP),
+	PAD_CFG_GPO(GPP_H20, 0, DEEP),
+	PAD_CFG_GPO(GPP_H21, 1, DEEP), // TBT_MRESET_PCH
+	PAD_CFG_GPO(GPP_H22, 0, DEEP),
+	PAD_CFG_GPI(GPP_H23, NONE, DEEP), // TIME_SYNC0
+
+	/* ------- GPIO Group GPP_I ------- */
+	PAD_CFG_GPO(GPP_I0, 0, DEEP),
+	_PAD_CFG_STRUCT(GPP_I1, 0x86880100, 0x0000), // G_DP_DHPD_E
+	_PAD_CFG_STRUCT(GPP_I2, 0x86880100, 0x0000), // DP_D_HPD
+	_PAD_CFG_STRUCT(GPP_I3, 0x86880100, 0x0000), // HDMI_HPD
+	_PAD_CFG_STRUCT(GPP_I4, 0x86880100, 0x0000), // DP_A_HPD
+	PAD_CFG_GPO(GPP_I5, 0, DEEP),
+	PAD_CFG_GPO(GPP_I6, 0, DEEP),
+	PAD_CFG_GPO(GPP_I7, 0, DEEP),
+	PAD_CFG_GPO(GPP_I8, 0, DEEP),
+	PAD_CFG_GPO(GPP_I9, 0, DEEP),
+	PAD_CFG_GPO(GPP_I10, 0, DEEP),
+	PAD_NC(GPP_I11, NONE), // GPP_I_11_USB_OC4_N
+	PAD_NC(GPP_I12, NONE), // GPP_I_12_USB_OC5_N
+	PAD_NC(GPP_I13, NONE), // GPP_I_13_USB_OC6_N
+	PAD_NC(GPP_I14, NONE), // GPP_I_14_USB_OC7_N
+	PAD_CFG_GPO(GPP_I15, 0, DEEP),
+	PAD_CFG_GPO(GPP_I16, 0, DEEP),
+	PAD_CFG_GPO(GPP_I17, 0, DEEP),
+	PAD_CFG_GPI(GPP_I18, NONE, DEEP), // GPP_I18
+	PAD_CFG_GPO(GPP_I19, 0, DEEP),
+	PAD_CFG_GPO(GPP_I20, 0, DEEP),
+	PAD_CFG_GPO(GPP_I21, 0, DEEP),
+	PAD_CFG_GPI(GPP_I22, NONE, DEEP), // GPP_I22
+
+	/* ------- GPIO Group GPP_J ------- */
+	PAD_CFG_NF(GPP_J0, NONE, DEEP, NF1), // CNVI_GNSS_PA_BLANKING
+	PAD_CFG_NF(GPP_J1, NONE, DEEP, NF1), // CPU_C10_GATE#
+	PAD_CFG_NF(GPP_J2, NONE, DEEP, NF1), // CNVI_BRI_DT_R
+	PAD_CFG_NF(GPP_J3, UP_20K, DEEP, NF1), // CNVI_BRI_RSP
+	PAD_CFG_NF(GPP_J4, NONE, DEEP, NF1), // CNVI_RGI_DT_R
+	PAD_CFG_NF(GPP_J5, UP_20K, DEEP, NF1), // CNVI_RGI_RSP
+	PAD_CFG_NF(GPP_J6, NONE, DEEP, NF1), // CNVI_MFUART2_RXD
+	PAD_CFG_NF(GPP_J7, NONE, DEEP, NF1), // CNVI_MFUART2_TXD
+	PAD_CFG_GPI(GPP_J8, NONE, DEEP), // VAL_TEST_SETUP_MENU
+	PAD_CFG_GPO(GPP_J9, 0, DEEP),
+	PAD_CFG_GPO(GPP_J10, 0, DEEP),
+	PAD_CFG_GPO(GPP_J11, 0, DEEP),
+
+	/* ------- GPIO Group GPP_K ------- */
+	PAD_CFG_GPO(GPP_K0, 0, DEEP),
+	PAD_CFG_GPO(GPP_K1, 0, DEEP),
+	PAD_CFG_GPO(GPP_K2, 0, DEEP),
+	PAD_CFG_GPO(GPP_K3, 0, DEEP),
+	PAD_CFG_GPO(GPP_K4, 0, DEEP),
+	PAD_CFG_GPO(GPP_K5, 0, DEEP),
+	PAD_CFG_NF(GPP_K6, NONE, DEEP, NF2),
+	PAD_CFG_NF(GPP_K7, NONE, DEEP, NF2),
+	PAD_CFG_NF(GPP_K8, NONE, DEEP, NF1), // GPP_K_8_CORE_VID_0
+	PAD_CFG_NF(GPP_K9, NONE, DEEP, NF1), // GPP_K_9_CORE_VID_1
+	PAD_CFG_NF(GPP_K10, NONE, DEEP, NF2),
+	PAD_CFG_GPO(GPP_K11, 0, DEEP),
+
+	/* ------- GPIO Group GPP_R ------- */
+	PAD_CFG_NF(GPP_R0, NONE, DEEP, NF1), // HDA_BITCLK
+	PAD_CFG_NF(GPP_R1, NATIVE, DEEP, NF1), // HDA_SYNC
+	PAD_CFG_NF(GPP_R2, NATIVE, DEEP, NF1), // HDA_SDOUT
+	PAD_CFG_NF(GPP_R3, NATIVE, DEEP, NF1), // HDA_SDIN0
+	PAD_CFG_NF(GPP_R4, NONE, DEEP, NF1), // HDA_RST#
+	PAD_CFG_GPO(GPP_R5, 0, DEEP),
+	PAD_CFG_GPO(GPP_R6, 0, DEEP),
+	PAD_CFG_GPO(GPP_R7, 0, DEEP),
+	PAD_CFG_GPI(GPP_R8, NONE, DEEP), // DGPU_PWRGD
+	PAD_CFG_NF(GPP_R9, NONE, DEEP, NF1), // EDP_HPD
+	PAD_CFG_GPO(GPP_R10, 0, DEEP),
+	PAD_CFG_GPO(GPP_R11, 0, DEEP),
+	PAD_CFG_GPO(GPP_R12, 0, DEEP),
+	PAD_CFG_GPO(GPP_R13, 0, DEEP),
+	PAD_CFG_GPO(GPP_R14, 0, DEEP),
+	PAD_CFG_GPO(GPP_R15, 0, DEEP),
+	// GPP_R16 (DGPU_RST#_PCH) configured in bootblock
+	PAD_CFG_GPO(GPP_R17, 0, DEEP),
+	PAD_CFG_GPO(GPP_R18, 0, DEEP),
+	PAD_CFG_GPO(GPP_R19, 0, DEEP),
+	PAD_CFG_GPO(GPP_R20, 0, DEEP),
+	PAD_CFG_GPO(GPP_R21, 0, DEEP),
+
+	/* ------- GPIO Group GPP_S ------- */
+	PAD_CFG_GPO(GPP_S0, 0, DEEP),
+	PAD_CFG_GPO(GPP_S1, 0, DEEP),
+	PAD_CFG_GPO(GPP_S2, 0, DEEP),
+	PAD_CFG_GPO(GPP_S3, 0, DEEP),
+	PAD_CFG_GPO(GPP_S4, 0, DEEP), // GPPS_DMIC_CLK
+	PAD_CFG_GPO(GPP_S5, 0, DEEP), // GPPS_DMIC_DATA
+	PAD_CFG_GPO(GPP_S6, 0, DEEP),
+	PAD_CFG_GPO(GPP_S7, 0, DEEP),
+};
+
+void mainboard_configure_gpios(void)
+{
+	gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table));
+}
diff --git a/src/mainboard/system76/rpl/variants/bonw15/gpio_early.c b/src/mainboard/system76/rpl/variants/bonw15/gpio_early.c
new file mode 100644
index 000000000000..cea38b54cec3
--- /dev/null
+++ b/src/mainboard/system76/rpl/variants/bonw15/gpio_early.c
@@ -0,0 +1,16 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#include <mainboard/gpio.h>
+#include <soc/gpio.h>
+
+static const struct pad_config early_gpio_table[] = {
+	PAD_CFG_NF(GPP_C20, NONE, DEEP, NF1), // UART2_RXD
+	PAD_CFG_NF(GPP_C21, NONE, DEEP, NF1), // UART2_TXD
+	PAD_CFG_GPO(GPP_F22, 0, DEEP), // DGPU_PWR_EN
+	PAD_CFG_GPO(GPP_R16, 0, DEEP), // DGPU_RST#_PCH
+};
+
+void mainboard_configure_early_gpios(void)
+{
+	gpio_configure_pads(early_gpio_table, ARRAY_SIZE(early_gpio_table));
+}
diff --git a/src/mainboard/system76/rpl/variants/bonw15/hda_verb.c b/src/mainboard/system76/rpl/variants/bonw15/hda_verb.c
new file mode 100644
index 000000000000..7abc88892ba3
--- /dev/null
+++ b/src/mainboard/system76/rpl/variants/bonw15/hda_verb.c
@@ -0,0 +1,263 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#include <device/azalia_device.h>
+
+const u32 cim_verb_data[] = {
+	/* Realtek, ALC1220 */
+	0x10ec1220, /* Vendor ID */
+	0x15583702, /* Subsystem ID */
+	243, /* Number of entries */
+
+	0x02050008, 0x020480cb, 0x02050008, 0x0204c0cb,
+	AZALIA_SUBVENDOR(0, 0x15583702),
+	AZALIA_RESET(1),
+	AZALIA_PIN_CFG(0, 0x12, 0x90a60130),
+	AZALIA_PIN_CFG(0, 0x14, 0x0421101f),
+	AZALIA_PIN_CFG(0, 0x15, 0x40000000),
+	AZALIA_PIN_CFG(0, 0x16, 0x411111f0),
+	AZALIA_PIN_CFG(0, 0x17, 0x411111f0),
+	AZALIA_PIN_CFG(0, 0x18, 0x04a11040),
+	AZALIA_PIN_CFG(0, 0x19, 0x411111f0),
+	AZALIA_PIN_CFG(0, 0x1a, 0x411111f0),
+	AZALIA_PIN_CFG(0, 0x1b, 0x90170110),
+	AZALIA_PIN_CFG(0, 0x1d, 0x40b7952d),
+	AZALIA_PIN_CFG(0, 0x1e, 0x04451150),
+
+	// ALC1318 smart amp
+	0x05b50000, 0x05b43530, 0x05750002, 0x05741400,
+	0x02050058, 0x02048ed1, 0x02050063, 0x0204e430,
+	0x02050016, 0x02048020, 0x02050016, 0x02048020,
+	0x02050043, 0x02043005, 0x02050058, 0x02048ed1,
+	0x02050063, 0x0204e430, 0x05b50000, 0x05b43530,
+	0x05750002, 0x05741400, 0x05b5000a, 0x05b45520,
+	0x02050042, 0x020486cb, 0x0143b000, 0x01470700,
+	0x02050036, 0x02042a6a, 0x02050008, 0x0204800b,
+	0x02050007, 0x020403c3, 0x01470c02, 0x01470c02,
+	0x00c37100, 0x01b3b000, 0x01b70700, 0x00b37417,
+	0x0205001b, 0x02044002, 0x0205001b, 0x02044002,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c000, 0x0205002b, 0x02040001,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f20d,
+	0x0205002b, 0x02040000, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f212, 0x0205002b, 0x0204003e,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204c001,
+	0x0205002b, 0x02040002, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c003, 0x0205002b, 0x02040022,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204c004,
+	0x0205002b, 0x02040044, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c005, 0x0205002b, 0x02040044,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204c007,
+	0x0205002b, 0x02040064, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c00e, 0x0205002b, 0x020400e7,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f223,
+	0x0205002b, 0x0204007f, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f224, 0x0205002b, 0x020400db,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f225,
+	0x0205002b, 0x020400ee, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f226, 0x0205002b, 0x0204003f,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f227,
+	0x0205002b, 0x0204000f, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f21a, 0x0205002b, 0x02040078,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f242,
+	0x0205002b, 0x0204003c, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c120, 0x0205002b, 0x02040040,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204c125,
+	0x0205002b, 0x02040003, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c321, 0x0205002b, 0x0204000b,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204c200,
+	0x0205002b, 0x020400d8, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c201, 0x0205002b, 0x02040027,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204c202,
+	0x0205002b, 0x0204000f, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c400, 0x0205002b, 0x0204000e,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204c401,
+	0x0205002b, 0x02040043, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c402, 0x0205002b, 0x020400e0,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204c403,
+	0x0205002b, 0x02040000, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c404, 0x0205002b, 0x0204004c,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204c406,
+	0x0205002b, 0x02040040, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c407, 0x0205002b, 0x02040002,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204c408,
+	0x0205002b, 0x0204003f, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c300, 0x0205002b, 0x02040001,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204c125,
+	0x0205002b, 0x02040003, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204df00, 0x0205002b, 0x02040010,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204df5f,
+	0x0205002b, 0x02040001, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204df60, 0x0205002b, 0x020400a7,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204ea00,
+	0x0205002b, 0x02040047, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c203, 0x0205002b, 0x02040084,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204c206,
+	0x0205002b, 0x02040078, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f102, 0x0205002b, 0x02040000,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f103,
+	0x0205002b, 0x02040000, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f104, 0x0205002b, 0x020400f4,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f105,
+	0x0205002b, 0x02040003, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f109, 0x0205002b, 0x020400e0,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f10a,
+	0x0205002b, 0x0204000b, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f10b, 0x0205002b, 0x0204004c,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f10b,
+	0x0205002b, 0x0204005c, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f102, 0x0205002b, 0x02040000,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f103,
+	0x0205002b, 0x02040000, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f104, 0x0205002b, 0x020400f4,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f105,
+	0x0205002b, 0x02040004, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f109, 0x0205002b, 0x02040065,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f10a,
+	0x0205002b, 0x0204000b, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f10b, 0x0205002b, 0x0204004c,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f10b,
+	0x0205002b, 0x0204005c, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204e706, 0x0205002b, 0x0204000f,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204e707,
+	0x0205002b, 0x02040030, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204e806, 0x0205002b, 0x0204000f,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204e807,
+	0x0205002b, 0x02040030, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204ce04, 0x0205002b, 0x02040002,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204ce05,
+	0x0205002b, 0x02040087, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204ce06, 0x0205002b, 0x020400a2,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204ce07,
+	0x0205002b, 0x0204006c, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204cf04, 0x0205002b, 0x02040002,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204cf05,
+	0x0205002b, 0x02040087, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204cf06, 0x0205002b, 0x020400a2,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204cf07,
+	0x0205002b, 0x0204006c, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204ce60, 0x0205002b, 0x020400e3,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204c130,
+	0x0205002b, 0x02040051, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204e000, 0x0205002b, 0x020400a8,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f102,
+	0x0205002b, 0x02040000, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f103, 0x0205002b, 0x02040000,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f104,
+	0x0205002b, 0x020400f5, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f105, 0x0205002b, 0x02040023,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f109,
+	0x0205002b, 0x02040004, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f10a, 0x0205002b, 0x0204000b,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f10b,
+	0x0205002b, 0x0204004c, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f10b, 0x0205002b, 0x0204005c,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02044100, 0x02050029, 0x02041888,
+	0x0205002b, 0x02040000, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204c121, 0x0205002b, 0x0204000b,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f102,
+	0x0205002b, 0x02040000, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f103, 0x0205002b, 0x02040000,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f104,
+	0x0205002b, 0x020400f5, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f105, 0x0205002b, 0x02040023,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f109,
+	0x0205002b, 0x02040000, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f10a, 0x0205002b, 0x0204000b,
+	0x0205002c, 0x0204b423, 0x02050027, 0x02040010,
+	0x02050028, 0x02040000, 0x02050029, 0x0204f10b,
+	0x0205002b, 0x0204004c, 0x0205002c, 0x0204b423,
+	0x02050027, 0x02040010, 0x02050028, 0x02040000,
+	0x02050029, 0x0204f10b, 0x0205002b, 0x0204005c,
+	0x0205002c, 0x0204b423,
+
+	// XXX: Duplicate last 2 u32s to keep in 4-dword blocks
+	0x0205002c, 0x0204b423,
+};
+
+const u32 pc_beep_verbs[] = {};
+
+AZALIA_ARRAY_SIZES;
diff --git a/src/mainboard/system76/rpl/variants/bonw15/overridetree.cb b/src/mainboard/system76/rpl/variants/bonw15/overridetree.cb
new file mode 100644
index 000000000000..b984fcd089c4
--- /dev/null
+++ b/src/mainboard/system76/rpl/variants/bonw15/overridetree.cb
@@ -0,0 +1,108 @@
+chip soc/intel/alderlake
+	# Support 5200 MT/s memory
+	register "max_dram_speed_mts" = "5200"
+
+	device domain 0 on
+		subsystemid 0x1558 0x3702 inherit
+
+		device ref xhci on
+			# USB2
+			register "usb2_ports[0]" = "USB2_PORT_MID(OC_SKIP)" # Type-A 3.2 Gen 2 (Left, Front)
+			register "usb2_ports[1]" = "USB2_PORT_MID(OC_SKIP)" # Type-A 3.2 Gen 2 (Left, Rear)
+			register "usb2_ports[5]" = "USB2_PORT_MID(OC_SKIP)" # Camera
+			register "usb2_ports[6]" = "USB2_PORT_MID(OC_SKIP)" # Per-key RGB
+			# Port reset messaging cannot be used, so do not use USB2_PORT_TYPE_C for these
+			register "usb2_ports[8]" = "USB2_PORT_MID(OC_SKIP)" # Type-C Thunderbolt (Right, Front)
+			register "usb2_ports[9]" = "USB2_PORT_MID(OC_SKIP)" # Type-C Thunderbolt with PD (Right, Rear)
+			register "usb2_ports[13]" = "USB2_PORT_MID(OC_SKIP)" # Bluetooth
+			# USB3
+			register "usb3_ports[0]" = "USB3_PORT_DEFAULT(OC_SKIP)" # Type-A 3.2 Gen 2 (Left, Front)
+			register "usb3_ports[2]" = "USB3_PORT_DEFAULT(OC_SKIP)" # Type-A 3.2 Gen 2 (Left, Rear)
+		end
+
+		device ref i2c0 on
+			# Touchpad I2C bus
+			register "serial_io_i2c_mode[PchSerialIoIndexI2C0]" = "PchSerialIoPci"
+			chip drivers/i2c/hid
+				register "generic.hid" = ""ELAN0412""
+				register "generic.desc" = ""ELAN Touchpad""
+				register "generic.irq_gpio" = "ACPI_GPIO_IRQ_LEVEL_LOW(GPP_E7)"
+				register "generic.detect" = "1"
+				register "hid_desc_reg_offset" = "0x01"
+				device i2c 15 on end
+			end
+			chip drivers/i2c/hid
+				register "generic.hid" = ""FTCS1000""
+				register "generic.desc" = ""FocalTech Touchpad""
+				register "generic.irq_gpio" = "ACPI_GPIO_IRQ_LEVEL_LOW(GPP_E7)"
+				register "generic.detect" = "1"
+				register "hid_desc_reg_offset" = "0x01"
+				device i2c 38 on end
+			end
+		end
+
+		device ref pcie5_0 on
+			# CPU PCIe RP#3 x4, CLKOUT 2, CLKREQ 11 (SSD2)
+			register "cpu_pcie_rp[CPU_RP(2)]" = "{
+				.clk_src = 2,
+				.clk_req = 11,
+				.flags = PCIE_RP_LTR | PCIE_RP_AER,
+			}"
+		end
+
+		device ref pcie5_1 on
+			# CPU PCIe RP#2 x8, Clock 14 (DGPU)
+			register "cpu_pcie_rp[CPU_RP(3)]" = "{
+				.clk_src = 14,
+				.clk_req = 14,
+				.flags = PCIE_RP_LTR | PCIE_RP_AER,
+			}"
+		end
+
+		device ref pcie4_0 on
+			# CPU PCIe RP#1 x4, Clock 12 (SSD3)
+			register "cpu_pcie_rp[CPU_RP(1)]" = "{
+				.clk_src = 12,
+				.clk_req = 12,
+				.flags = PCIE_RP_LTR | PCIE_RP_AER,
+			}"
+		end
+
+		device ref pcie_rp7 on
+			# PCH RP#7 x1, Clock 13 (GLAN)
+			register "pch_pcie_rp[PCH_RP(7)]" = "{
+				.clk_src = 13,
+				.clk_req = 13,
+				.flags = PCIE_RP_LTR | PCIE_RP_AER,
+			}"
+			device pci 00.0 on end
+		end
+
+		device ref pcie_rp8 on
+			# PCH RP#8 x1, Clock 9 (WLAN)
+			register "pch_pcie_rp[PCH_RP(8)]" = "{
+				.clk_src = 9,
+				.clk_req = 9,
+				.flags = PCIE_RP_LTR | PCIE_RP_AER,
+			}"
+		end
+
+		device ref pcie_rp9 on
+			# PCH RP#9 x4, Clock 15 (TBT)
+			register "pch_pcie_rp[PCH_RP(9)]" = "{
+				.clk_src = 15,
+				.clk_req = 15,
+				.flags = PCIE_RP_HOTPLUG | PCIE_RP_LTR,
+			}"
+		end
+
+		device ref pcie_rp21 on
+			# PCH RP#21 x4, Clock 10 (SSD1)
+			register "pch_pcie_rp[PCH_RP(21)]" = "{
+				.clk_src = 10,
+				.clk_req = 10,
+				.flags = PCIE_RP_LTR | PCIE_RP_AER,
+			}"
+		end
+	end
+end
diff --git a/src/mainboard/system76/rpl/variants/bonw15/romstage.c b/src/mainboard/system76/rpl/variants/bonw15/romstage.c
new file mode 100644
index 000000000000..30a904544cd1
--- /dev/null
+++ b/src/mainboard/system76/rpl/variants/bonw15/romstage.c
@@ -0,0 +1,32 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#include <soc/meminit.h>
+#include <soc/romstage.h>
+
+void mainboard_memory_init_params(FSPM_UPD *mupd)
+{
+	const struct mb_cfg board_cfg = {
+		.type = MEM_TYPE_DDR5,
+		.ect = true,
+		.LpDdrDqDqsReTraining = 1,
+		.ddr_config = {
+			.dq_pins_interleaved = true,
+		},
+	};
+	const struct mem_spd spd_info = {
+		.topo = MEM_TOPO_DIMM_MODULE,
+		.smbus = {
+			[0] = { .addr_dimm[0] = 0x50, },
+			[1] = { .addr_dimm[0] = 0x52, },
+		},
+	};
+	const bool half_populated = false;
+
+	// Set primary display to internal graphics
+	mupd->FspmConfig.PrimaryDisplay = 0;
+
+	mupd->FspmConfig.DmiMaxLinkSpeed = 4;
+	mupd->FspmConfig.GpioOverride = 0;
+
+	memcfg_init(mupd, &board_cfg, &spd_info, half_populated);
+}
author	Jeremy Soller <jeremy@system76.com>	2023-07-20 11:28:07 -0600
committer	Felix Held <felix-coreboot@felixheld.de>	2023-07-25 19:46:05 +0000
commit	9091a94528f93cd0d7f641f0cbb1b6e1acce535c (patch)
tree	4749b35d6be37e7abb05395a3822b53db1f82920
parent	d6656bed832b5cf42e86bac286c3cfa5ba30f16d (diff)
download	coreboot-9091a94528f93cd0d7f641f0cbb1b6e1acce535c.tar.gz coreboot-9091a94528f93cd0d7f641f0cbb1b6e1acce535c.tar.bz2 coreboot-9091a94528f93cd0d7f641f0cbb1b6e1acce535c.zip