summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorPraveen Hodagatta Pranesh <praveenx.hodagatta.pranesh@intel.com>2019-10-25 18:13:44 +0800
committerNico Huber <nico.h@gmx.de>2019-10-26 15:16:59 +0000
commita9e07f94448650b3a9a27062775c642f8939464b (patch)
treecdf1b5b3a3912ce40354f3ee13b4fa29cb2088a2
parent5e779f9a6c56dd9135fc2662c7a81cb1906b0f81 (diff)
downloadcoreboot-a9e07f94448650b3a9a27062775c642f8939464b.tar.gz
coreboot-a9e07f94448650b3a9a27062775c642f8939464b.tar.bz2
coreboot-a9e07f94448650b3a9a27062775c642f8939464b.zip
mb/intel/saddlebrook: Enable serial port on SIO
Enable saddlebrook board Serial port on SuperIO by selecting DRIVERS_UART_8250IO. TEST=Build, Boot saddlebrook board and verified serial logs. Change-Id: Ic7b3416f281bfd91416c987c5a720ffac0c89d45 Signed-off-by: Praveen Hodagatta Pranesh <praveenx.hodagatta.pranesh@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36319 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Michael Niewöhner
-rw-r--r--src/mainboard/intel/saddlebrook/Kconfig1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/intel/saddlebrook/Kconfig b/src/mainboard/intel/saddlebrook/Kconfig
index 3fb694a80086..1e430f914c2b 100644
--- a/src/mainboard/intel/saddlebrook/Kconfig
+++ b/src/mainboard/intel/saddlebrook/Kconfig
@@ -24,7 +24,6 @@ config BOARD_SPECIFIC_OPTIONS
select HAVE_ACPI_RESUME
select HAVE_ACPI_TABLES
select HAVE_OPTION_TABLE
- select INTEL_LPSS_UART_FOR_CONSOLE
select SKYLAKE_SOC_PCH_H
select SOC_INTEL_SKYLAKE
select SUPERIO_NUVOTON_NCT6776