summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-06-22 09:52:12 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-07-10 10:18:37 +0000
commitad1456f0d7c9fcfcf6ef78969cb0e1ac6f17739a (patch)
treeb9583389468bb967af57ffdc123f51656bcd4443
parente29a6ac16a9f478fc00ce7cb83f3779954e3168d (diff)
downloadcoreboot-ad1456f0d7c9fcfcf6ef78969cb0e1ac6f17739a.tar.gz
coreboot-ad1456f0d7c9fcfcf6ef78969cb0e1ac6f17739a.tar.bz2
coreboot-ad1456f0d7c9fcfcf6ef78969cb0e1ac6f17739a.zip
vendorcode/amd: Move 'static' to the beginning of declaration
Change-Id: Ib9934f103262c57af076bd27d97c3166d8f2318b Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/33674 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com>
-rw-r--r--src/vendorcode/amd/cimx/sb800/AZALIA.c16
-rw-r--r--src/vendorcode/amd/cimx/sb800/ECfanc.c6
-rw-r--r--src/vendorcode/amd/cimx/sb800/SATA.c6
-rw-r--r--src/vendorcode/amd/cimx/sb800/SBCMN.c8
-rw-r--r--src/vendorcode/amd/cimx/sb800/SBPort.c4
5 files changed, 20 insertions, 20 deletions
diff --git a/src/vendorcode/amd/cimx/sb800/AZALIA.c b/src/vendorcode/amd/cimx/sb800/AZALIA.c
index ccb4f9092a17..1d7d0f9d7f42 100644
--- a/src/vendorcode/amd/cimx/sb800/AZALIA.c
+++ b/src/vendorcode/amd/cimx/sb800/AZALIA.c
@@ -61,7 +61,7 @@ VOID configureAzaliaSetConfigD4Dword (IN CODECENTRY* tempAzaliaCodecEntryPtr, IN
*
*
*/
-const static CODECENTRY AzaliaCodecAlc882Table[] =
+static const CODECENTRY AzaliaCodecAlc882Table[] =
{
{0x14, 0x01014010},
{0x15, 0x01011012},
@@ -84,7 +84,7 @@ const static CODECENTRY AzaliaCodecAlc882Table[] =
*
*
*/
-const static CODECENTRY AzaliaCodecAlc262Table[] =
+static const CODECENTRY AzaliaCodecAlc262Table[] =
{
{0x14, 0x01014010},
{0x15, 0x411111F0},
@@ -106,7 +106,7 @@ const static CODECENTRY AzaliaCodecAlc262Table[] =
*
*
*/
-const static CODECENTRY AzaliaCodecAlc269Table[] =
+static const CODECENTRY AzaliaCodecAlc269Table[] =
{
{0x12, 0x99A30960},
{0x14, 0x99130110},
@@ -129,7 +129,7 @@ const static CODECENTRY AzaliaCodecAlc269Table[] =
*
*
*/
-const static CODECENTRY AzaliaCodecAlc861Table[] =
+static const CODECENTRY AzaliaCodecAlc861Table[] =
{
{0x01, 0x8086C601},
{0x0B, 0x01014110},
@@ -152,7 +152,7 @@ const static CODECENTRY AzaliaCodecAlc861Table[] =
*
*
*/
-const static CODECENTRY AzaliaCodecAlc889Table[] =
+static const CODECENTRY AzaliaCodecAlc889Table[] =
{
{0x11, 0x411111F0},
{0x14, 0x01014010},
@@ -176,7 +176,7 @@ const static CODECENTRY AzaliaCodecAlc889Table[] =
*
*
*/
-const static CODECENTRY AzaliaCodecAd1984Table[] =
+static const CODECENTRY AzaliaCodecAd1984Table[] =
{
{0x11, 0x0221401F},
{0x12, 0x90170110},
@@ -198,7 +198,7 @@ const static CODECENTRY AzaliaCodecAd1984Table[] =
*
*
*/
-const static CODECENTRY FrontPanelAzaliaCodecTableList[] =
+static const CODECENTRY FrontPanelAzaliaCodecTableList[] =
{
{0x19, 0x02A19040},
{0x1b, 0x02214020},
@@ -211,7 +211,7 @@ const static CODECENTRY FrontPanelAzaliaCodecTableList[] =
*
*
*/
-const static CODECTBLLIST azaliaCodecTableList[] =
+static const CODECTBLLIST azaliaCodecTableList[] =
{
{0x010ec0880, (CODECENTRY*)&AzaliaCodecAlc882Table[0]},
{0x010ec0882, (CODECENTRY*)&AzaliaCodecAlc882Table[0]},
diff --git a/src/vendorcode/amd/cimx/sb800/ECfanc.c b/src/vendorcode/amd/cimx/sb800/ECfanc.c
index 7e679c9995ca..151d88255705 100644
--- a/src/vendorcode/amd/cimx/sb800/ECfanc.c
+++ b/src/vendorcode/amd/cimx/sb800/ECfanc.c
@@ -40,7 +40,7 @@
*
*
*/
-const static UINT8 FunctionNumber[] =
+static const UINT8 FunctionNumber[] =
{
Fun_81,
Fun_83,
@@ -55,7 +55,7 @@ const static UINT8 FunctionNumber[] =
*
*
*/
-const static UINT8 MaxZone[] =
+static const UINT8 MaxZone[] =
{
4,
4,
@@ -70,7 +70,7 @@ const static UINT8 MaxZone[] =
*
*
*/
-const static UINT8 MaxRegister[] =
+static const UINT8 MaxRegister[] =
{
MSG_REG9,
MSG_REGB,
diff --git a/src/vendorcode/amd/cimx/sb800/SATA.c b/src/vendorcode/amd/cimx/sb800/SATA.c
index c2f2162e9a6c..f9823d8fb5e1 100644
--- a/src/vendorcode/amd/cimx/sb800/SATA.c
+++ b/src/vendorcode/amd/cimx/sb800/SATA.c
@@ -176,7 +176,7 @@ shutdownUnconnectedSataPortClock (
*
*
*/
-const static UINT32 sataIfCodeTable[] =
+static const UINT32 sataIfCodeTable[] =
{
0x01018F40, //sata class ID of IDE
0x01040040, //sata class ID of RAID
@@ -192,7 +192,7 @@ const static UINT32 sataIfCodeTable[] =
*
*
*/
-const static UINT16 sataDeviceIDTable[] =
+static const UINT16 sataDeviceIDTable[] =
{
0x4390, //sata device ID of IDE
0x4392, //sata device ID of RAID
@@ -208,7 +208,7 @@ const static UINT16 sataDeviceIDTable[] =
*
*
*/
-const static SATAPHYSETTING sataPhyTable[] =
+static const SATAPHYSETTING sataPhyTable[] =
{
{0x3006, 0x0056A607},
{0x2006, 0x00061400},
diff --git a/src/vendorcode/amd/cimx/sb800/SBCMN.c b/src/vendorcode/amd/cimx/sb800/SBCMN.c
index 8e9f0e2814a4..ab203a111d28 100644
--- a/src/vendorcode/amd/cimx/sb800/SBCMN.c
+++ b/src/vendorcode/amd/cimx/sb800/SBCMN.c
@@ -83,7 +83,7 @@ VOID sbUsbPhySetting (IN UINT32 Value);
* sbEarlyPostByteInitTable - PCI device registers initial during early POST.
*
*/
-const static REG8MASK sbEarlyPostByteInitTable[] =
+static const REG8MASK sbEarlyPostByteInitTable[] =
{
// SMBUS Device (Bus 0, Dev 20, Func 0)
{0x00, SMBUS_BUS_DEV_FUN, 0},
@@ -134,7 +134,7 @@ const static REG8MASK sbEarlyPostByteInitTable[] =
* sbPmioEPostInitTable - Southbridge ACPI MMIO initial during POST.
*
*/
-const static AcpiRegWrite sbPmioEPostInitTable[] =
+static const AcpiRegWrite sbPmioEPostInitTable[] =
{
// HPET workaround
{PMIO_BASE >> 8, SB_PMIOA_REG54 + 3, 0xFC, BIT0 + BIT1},
@@ -251,7 +251,7 @@ const static AcpiRegWrite sbPmioEPostInitTable[] =
* abTblEntry800 - AB-Link Configuration Table for SB800
*
*/
-const static ABTBLENTRY abTblEntry800[] =
+static const ABTBLENTRY abTblEntry800[] =
{
// RPR Enable downstream posted transactions to pass non-posted transactions.
{ABCFG, SB_ABCFG_REG10090, BIT8 + BIT16, BIT8 + BIT16},
@@ -297,7 +297,7 @@ const static ABTBLENTRY abTblEntry800[] =
* SbPcieOrderRule - AB-Link Configuration Table for ablink Post Pass Np Downstream/Upstream Feature
*
*/
-const static ABTBLENTRY SbPcieOrderRule[] =
+static const ABTBLENTRY SbPcieOrderRule[] =
{
// abPostPassNpDownStreamTbl
{ABCFG, SB_ABCFG_REG10060, BIT31, BIT31},
diff --git a/src/vendorcode/amd/cimx/sb800/SBPort.c b/src/vendorcode/amd/cimx/sb800/SBPort.c
index 048850d4bb33..ba6c8f025ce0 100644
--- a/src/vendorcode/amd/cimx/sb800/SBPort.c
+++ b/src/vendorcode/amd/cimx/sb800/SBPort.c
@@ -49,7 +49,7 @@
/**
* sbPorInitPciTable - PCI device registers initial during the power on stage.
*/
-const static REG8MASK sbPorInitPciTable[] =
+static const REG8MASK sbPorInitPciTable[] =
{
// SATA device
{0x00, SATA_BUS_DEV_FUN, 0},
@@ -82,7 +82,7 @@ const static REG8MASK sbPorInitPciTable[] =
/**
* sbPmioPorInitTable - Southbridge ACPI MMIO initial during the power on stage.
*/
-const static AcpiRegWrite sbPmioPorInitTable[] =
+static const AcpiRegWrite sbPmioPorInitTable[] =
{
{PMIO_BASE >> 8, SB_PMIOA_REG5D, 0x00, BIT0},
{PMIO_BASE >> 8, SB_PMIOA_REGD2, 0xCF, BIT4 + BIT5},