summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJohnny Lin <johnny_lin@wiwynn.com>2020-11-12 09:17:14 +0800
committerPatrick Georgi <pgeorgi@google.com>2020-11-16 11:03:00 +0000
commitc6b77d5bf61df8bb0489a841008aa5d2d1ab6d83 (patch)
treef2cfbec7ecd7162ccd15bb682f30f79d344f85c0
parent863b3ad45b84485561e9bc48ef6560b95fab43ad (diff)
downloadcoreboot-c6b77d5bf61df8bb0489a841008aa5d2d1ab6d83.tar.gz
coreboot-c6b77d5bf61df8bb0489a841008aa5d2d1ab6d83.tar.bz2
coreboot-c6b77d5bf61df8bb0489a841008aa5d2d1ab6d83.zip
vc/intel/fsp/fsp2_0/cooperlake_sp: Fix WW45 FSP Memory map HOB mismatch
Tested=On OCP Delta Lake, verify the memory map hob data are correct. Change-Id: I86bd809e21270395c4115788e5521606e9dcc2fb Signed-off-by: Johnny Lin <johnny_lin@wiwynn.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/47494 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
-rw-r--r--src/vendorcode/intel/fsp/fsp2_0/cooperlake_sp/hob_memmap.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/vendorcode/intel/fsp/fsp2_0/cooperlake_sp/hob_memmap.h b/src/vendorcode/intel/fsp/fsp2_0/cooperlake_sp/hob_memmap.h
index dc870f1ad186..1a4023f43776 100644
--- a/src/vendorcode/intel/fsp/fsp2_0/cooperlake_sp/hob_memmap.h
+++ b/src/vendorcode/intel/fsp/fsp2_0/cooperlake_sp/hob_memmap.h
@@ -147,7 +147,7 @@ typedef struct SystemMemoryMapHob {
UINT8 NumChPerMC;
UINT8 numberEntries; // Number of Memory Map Elements
SYSTEM_MEMORY_MAP_ELEMENT Element[(MAX_SOCKET * MAX_DRAM_CLUSTERS * MAX_SAD_RULES) + MAX_FPGA_REMOTE_SAD_RULES];
- UINT8 reserved4[2213];
+ UINT8 reserved4[2216];
MEMMAP_SOCKET Socket[MAX_SOCKET];
UINT8 reserved5[1603];