diff options
author | Angel Pons <th3fanbus@gmail.com> | 2021-05-17 12:41:51 +0200 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2021-05-18 11:48:18 +0000 |
commit | d42fc11b276ac20a7d2e8467fa6cda1f25322071 (patch) | |
tree | f392ef223ce19e757359277f5859cbe989d2ec44 | |
parent | 458bb054fb0d03c902659519e22ee97edf795fa8 (diff) | |
download | coreboot-d42fc11b276ac20a7d2e8467fa6cda1f25322071.tar.gz coreboot-d42fc11b276ac20a7d2e8467fa6cda1f25322071.tar.bz2 coreboot-d42fc11b276ac20a7d2e8467fa6cda1f25322071.zip |
Asus H61 boards: Align dsdt.asl with other boards
Prepare to transform Asus H61 boards into a variant setup.
Change-Id: Ifd5808edac22ebdba9b29a711ad129b91d9975d0
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/54370
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tristan Corrick <tristan@corrick.kiwi>
-rw-r--r-- | src/mainboard/asus/p8h61-m_lx/dsdt.asl | 5 | ||||
-rw-r--r-- | src/mainboard/asus/p8h61-m_pro/dsdt.asl | 6 |
2 files changed, 3 insertions, 8 deletions
diff --git a/src/mainboard/asus/p8h61-m_lx/dsdt.asl b/src/mainboard/asus/p8h61-m_lx/dsdt.asl index b9fc14e98958..dc535279b7c8 100644 --- a/src/mainboard/asus/p8h61-m_lx/dsdt.asl +++ b/src/mainboard/asus/p8h61-m_lx/dsdt.asl @@ -17,12 +17,9 @@ DefinitionBlock( #include <southbridge/intel/bd82x6x/acpi/globalnvs.asl> #include <southbridge/intel/common/acpi/sleepstates.asl> - Scope (\_SB) + Device (\_SB.PCI0) { - Device (PCI0) - { #include <northbridge/intel/sandybridge/acpi/sandybridge.asl> #include <southbridge/intel/bd82x6x/acpi/pch.asl> - } } } diff --git a/src/mainboard/asus/p8h61-m_pro/dsdt.asl b/src/mainboard/asus/p8h61-m_pro/dsdt.asl index 9a12f1eaaafc..149d54877860 100644 --- a/src/mainboard/asus/p8h61-m_pro/dsdt.asl +++ b/src/mainboard/asus/p8h61-m_pro/dsdt.asl @@ -19,11 +19,9 @@ DefinitionBlock( #include <southbridge/intel/bd82x6x/acpi/globalnvs.asl> #include <southbridge/intel/common/acpi/sleepstates.asl> - Scope (\_SB) { - Device (PCI0) - { + Device (\_SB.PCI0) + { #include <northbridge/intel/sandybridge/acpi/sandybridge.asl> #include <southbridge/intel/bd82x6x/acpi/pch.asl> - } } } |