diff options
| author | Jon Murphy <jpmurphy@google.com> | 2023-06-07 21:39:00 -0600 |
|---|---|---|
| committer | Martin Roth <martin.roth@amd.corp-partner.google.com> | 2023-06-09 14:00:05 +0000 |
| commit | dc818cc39c8ef68617b414ff3f7c214be54e8ee6 (patch) | |
| tree | a2fd2c66da1c52043665ee398a5af1c7dd6efd76 | |
| parent | e7aaf04cf5a3d3d679de5f7949a374deed5ec37b (diff) | |
| download | coreboot-dc818cc39c8ef68617b414ff3f7c214be54e8ee6.tar.gz coreboot-dc818cc39c8ef68617b414ff3f7c214be54e8ee6.tar.bz2 coreboot-dc818cc39c8ef68617b414ff3f7c214be54e8ee6.zip | |
mb/google/myst: Add pen detect support
Add pen detect support on the SOC pen detect GPIO.
BUG=b:286296762
TEST=Verify pen detect works on Myst
Change-Id: I922d643a83c5cd8ea0ab9fe6733f7aa05d935802
Signed-off-by: Jon Murphy <jpmurphy@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/75696
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Reviewed-by: Tim Van Patten <timvp@google.com>
Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
| -rw-r--r-- | src/mainboard/google/myst/Kconfig | 1 | ||||
| -rw-r--r-- | src/mainboard/google/myst/variants/myst/overridetree.cb | 12 |
2 files changed, 13 insertions, 0 deletions
diff --git a/src/mainboard/google/myst/Kconfig b/src/mainboard/google/myst/Kconfig index a35596c96f81..bfa4d03be3e7 100644 --- a/src/mainboard/google/myst/Kconfig +++ b/src/mainboard/google/myst/Kconfig @@ -10,6 +10,7 @@ config BOARD_SPECIFIC_OPTIONS select AMD_SOC_CONSOLE_UART select BOARD_ROMSIZE_KB_16384 select DISABLE_KEYBOARD_RESET_PIN + select DRIVERS_GENERIC_GPIO_KEYS select DRIVERS_I2C_GENERIC select DRIVERS_I2C_HID select DRIVERS_WIFI_GENERIC diff --git a/src/mainboard/google/myst/variants/myst/overridetree.cb b/src/mainboard/google/myst/variants/myst/overridetree.cb index d230e508faff..05db7eeb4b91 100644 --- a/src/mainboard/google/myst/variants/myst/overridetree.cb +++ b/src/mainboard/google/myst/variants/myst/overridetree.cb @@ -64,6 +64,18 @@ chip soc/amd/phoenix register "hid_desc_reg_offset" = "0x01" device i2c 0x10 on end end + chip drivers/generic/gpio_keys + register "name" = ""PENH"" + register "gpio" = "ACPI_GPIO_INPUT_ACTIVE_LOW(GPIO_7)" + register "key.dev_name" = ""EJCT"" + register "key.wakeup_event_action" = "EV_ACT_DEASSERTED" + register "key.linux_code" = "SW_PEN_INSERTED" + register "key.linux_input_type" = "EV_SW" + register "key.label" = ""pen_eject"" + register "key.debounce_interval" = "100" + register "key.wakeup_route" = "WAKEUP_ROUTE_GPIO_IRQ" + device generic 0 on end + end end # I2C1 device ref i2c_3 on chip drivers/i2c/generic |