summaryrefslogtreecommitdiffstats
path: root/Documentation/contributing
diff options
context:
space:
mode:
authorMAULIK V VAGHELA <maulik.v.vaghela@intel.com>2022-03-16 17:35:22 +0530
committerTim Wawrzynczak <twawrzynczak@chromium.org>2022-03-17 19:45:11 +0000
commit5008d340033d9289dade91569e356f9317f9b3a9 (patch)
treef16c09879c804973321f8ab09ca9c2e17fe891a4 /Documentation/contributing
parent9bd35ddb35d041d56bcee3bd3a804053b10e0c58 (diff)
downloadcoreboot-5008d340033d9289dade91569e356f9317f9b3a9.tar.gz
coreboot-5008d340033d9289dade91569e356f9317f9b3a9.tar.bz2
coreboot-5008d340033d9289dade91569e356f9317f9b3a9.zip
soc/intel/adl: Remove IOM Mctp command from TCSS ASL
TCSS ASL code was carried forward from TGL and it used to follow the same sequence. Recently as part of s0ix hang issue, it was found that sending IOM MCTP command as part of TCSS D3 Cold enter-exit sequence created an issue. We discovered that due to change in hardware sequence, ADL should not set/reset IOM MCTP during D3 cold entry or exit. This patch removes the bit setting from ASL file to prevent hang in the system. This patch also removes obsolete Pcode mailbox communication which is no longer required for ADL. BUG=b:220796339 BRANCH=firmware-brya-14505.B TEST=Check if hang issue is resolved with the CL and no other regression observed Change-Id: I2f066bcc4a8f475a15ddd12ef5ed87d7298312bb Signed-off-by: Maulik V Vaghela <maulik.v.vaghela@intel.com> Signed-off-by: Kane Chen <kane.chen@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/62861 Reviewed-by: Shobhit Srivastava <shobhit.srivastava@intel.corp-partner.google.com> Reviewed-by: Sridhar Siricilla <sridhar.siricilla@intel.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'Documentation/contributing')
0 files changed, 0 insertions, 0 deletions