summaryrefslogtreecommitdiffstats
path: root/Documentation/mainboard/asrock
diff options
context:
space:
mode:
authorMaxim Polyakov <max.senia.poliak@gmail.com>2019-03-25 16:00:25 +0300
committerNico Huber <nico.h@gmx.de>2019-04-06 13:47:29 +0000
commit2452c8414dca45d5e7e3006dc034d523c7ab06b2 (patch)
tree6713a4ebfafb7ce3afb000438b5b2ba7835fa448 /Documentation/mainboard/asrock
parent16a1181615e6ab238635f147f84a7b0af6851a5f (diff)
downloadcoreboot-2452c8414dca45d5e7e3006dc034d523c7ab06b2.tar.gz
coreboot-2452c8414dca45d5e7e3006dc034d523c7ab06b2.tar.bz2
coreboot-2452c8414dca45d5e7e3006dc034d523c7ab06b2.zip
Doc/mb/asrock/h110m: Fix the links
Change-Id: I7b925518416a4268037efac9060ef911e4ae74cd Signed-off-by: Maxim Polyakov <max.senia.poliak@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32052 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'Documentation/mainboard/asrock')
-rw-r--r--Documentation/mainboard/asrock/h110m-dvs.md6
1 files changed, 3 insertions, 3 deletions
diff --git a/Documentation/mainboard/asrock/h110m-dvs.md b/Documentation/mainboard/asrock/h110m-dvs.md
index 614669b154ea..022768489b37 100644
--- a/Documentation/mainboard/asrock/h110m-dvs.md
+++ b/Documentation/mainboard/asrock/h110m-dvs.md
@@ -5,9 +5,9 @@ This page describes how to run coreboot on the [ASRock H110M-DVS].
## Required proprietary blobs
Mainboard is based on Intel Skylake/Kaby Lake processor and H110 Chipset.
-Intel company provides [Firmware Support Package (2.0)](../../Documentation/soc/intel/fsp/index.md)
+Intel company provides [Firmware Support Package (2.0)](../../soc/intel/fsp/index.md)
(intel FSP 2.0) to initialize this generation silicon. Please see this
-[document](../../Documentation/soc/intel/code_development_model/code_development_model.md).
+[document](../../soc/intel/code_development_model/code_development_model.md).
FSP Information:
@@ -82,7 +82,7 @@ The main SPI flash can be accessed using [flashrom]. By default, only
the BIOS region of the flash is writable. If you wish to change any
other region, such as the Management Engine or firmware descriptor, then
an external programmer is required (unless you find a clever way around
-the flash protection). More information about this [here](../../Documentation/flash_tutorial/index.md).
+the flash protection). More information about this [here](../../flash_tutorial/index.md).
### External programming