summaryrefslogtreecommitdiffstats
path: root/Makefile.inc
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-09-18 00:52:26 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-02-18 10:12:43 +0000
commit0a20872de0b0de6354fa3164c998619b3218dd9f (patch)
treef7b7807217cd875ddf2858439ab1ba1dafe74849 /Makefile.inc
parentfe276fb250df01aadc85ca8a6d6d0091bcf7dc93 (diff)
downloadcoreboot-0a20872de0b0de6354fa3164c998619b3218dd9f.tar.gz
coreboot-0a20872de0b0de6354fa3164c998619b3218dd9f.tar.bz2
coreboot-0a20872de0b0de6354fa3164c998619b3218dd9f.zip
nb/intel/sandybridge: Use 133 MHz ref clock for DDR3-2400
The 100 MHz reference clock seems to be unstable when using high multipliers. Use the 133 MHz reference clock instead. Change-Id: I400e4f91776306d54d818fa249d7a845020ac37b Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45503 Reviewed-by: Patrick Rudolph <siro@das-labor.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'Makefile.inc')
0 files changed, 0 insertions, 0 deletions