diff options
| author | Christian Walter <christian.walter@9elements.com> | 2022-09-08 14:32:44 +0200 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2023-04-27 13:43:59 +0000 |
| commit | b3076e55660520f0aa3855a32c82b0d6ad21e328 (patch) | |
| tree | 2e4226c278cf8e048b514eccd7784fcf7ca6caae /configs | |
| parent | 0f8c03b59320b16d3cedb011d5778b3f0ead1e12 (diff) | |
| download | coreboot-b3076e55660520f0aa3855a32c82b0d6ad21e328.tar.gz coreboot-b3076e55660520f0aa3855a32c82b0d6ad21e328.tar.bz2 coreboot-b3076e55660520f0aa3855a32c82b0d6ad21e328.zip | |
configs/builder: add default config for Intel Archer City CRB
which is based on Intel Sapphire Rapids Scalable Processor chipset
which was product launched on Jan. 10 2023.
The site-local/* files are Intel binaries that are not published yet
but coreboot build validation system would skip these binaries when
they are in "site-local" directory.
Please make sure you have the correct Intel binaries for your AC CRB
and place them to the right location accordingly.
CONFIG_PAYLOAD_FILE="site-local/archercity/linuxboot_bzImage" is
LinuxBoot payload, there are several ways to build it, one way is to
build it from the x86_64 qemu example from osf-builder:
git clone https://github.com/linuxboot/osf-builder
cd examples/qemu; make kernel
commit ae90fc0bb (soc/intel/xeon_sp/spr: Default to X2APIC support)
would enable DEFAULT_X2APIC_RUNTIME, your LinuxBoot kernel needs to
enable X2APIC support, otherwise need to set CONFIG_XAPIC_ONLY=y in
your defconfig.
Change-Id: I15aefc3edb2d22fc00d854850e948fe2048a992e
Signed-off-by: Johnny Lin <johnny_lin@wiwynn.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/71969
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Jonathan Zhang <jon.zhixiong.zhang@gmail.com>
Reviewed-by: Johnny Lin <Johnny_Lin@wiwynn.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'configs')
| -rw-r--r-- | configs/builder/config.intel.crb.ac | 23 |
1 files changed, 23 insertions, 0 deletions
diff --git a/configs/builder/config.intel.crb.ac b/configs/builder/config.intel.crb.ac new file mode 100644 index 000000000000..d2db58dd0dff --- /dev/null +++ b/configs/builder/config.intel.crb.ac @@ -0,0 +1,23 @@ +# Intel ArcherCity CRB is a dual socket CRB based on Intel +# Sapphire Rapids Scalable Processor (SPR-SP) chipset. +# +# Type this in coreboot root directory to get a working .config: +# make defconfig KBUILD_DEFCONFIG=configs/builder/config.intel.crb.ac + +CONFIG_VENDOR_INTEL=y +CONFIG_BOARD_INTEL_ARCHERCITY_CRB=y +CONFIG_HAVE_IFD_BIN=y +CONFIG_LINUX_COMMAND_LINE="loglevel=7 earlyprintk=serial,ttyS0,115200 console=ttyS0,115200" +CONFIG_PAYLOAD_LINUX=y +CONFIG_PAYLOAD_FILE="site-local/archercity/linuxboot_bzImage" +CONFIG_HAVE_ME_BIN=y +CONFIG_DO_NOT_TOUCH_DESCRIPTOR_REGION=y +CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_BINS=y +CONFIG_ADD_FSP_BINARIES=y +CONFIG_FSP_T_FILE="site-local/archercity/Server_T.fd" +CONFIG_FSP_M_FILE="site-local/archercity/Server_M.fd" +CONFIG_FSP_S_FILE="site-local/archercity/Server_S.fd" +CONFIG_IFD_BIN_PATH="site-local/archercity/descriptor.bin" +CONFIG_ME_BIN_PATH="site-local/archercity/me.bin" +CONFIG_CPU_UCODE_BINARIES="site-local/archercity/mbf806f8.mcb" +CONFIG_VALIDATE_INTEL_DESCRIPTOR=y |