summaryrefslogtreecommitdiffstats
path: root/src/arch/ppc64/stages.c
diff options
context:
space:
mode:
authorJonathan Neuschäfer <j.neuschaefer@gmx.net>2018-11-30 00:06:50 +0100
committerTimothy Pearson <tpearson@raptorengineering.com>2018-11-30 20:02:17 +0000
commitc22ad581c80d276bc5509b7a8be79784b14a60af (patch)
tree7f0d6765c76487fef2e6ad6d72f2a49c1935dcba /src/arch/ppc64/stages.c
parent2af17af82981df83b91a58f88dc6aa143e6dee55 (diff)
downloadcoreboot-c22ad581c80d276bc5509b7a8be79784b14a60af.tar.gz
coreboot-c22ad581c80d276bc5509b7a8be79784b14a60af.tar.bz2
coreboot-c22ad581c80d276bc5509b7a8be79784b14a60af.zip
arch/power8: Rename to ppc64
POWER8 is a specific implementation of ppc64, which is by now outdated (POWER9 has been on the market for a while). Rename arch/power8/ to potentially cover a wider range of hardware. TEST=Toolchains built before/after this commit can build coreboot for emulation/qemu-power8 from before/after this commit. Change-Id: I2d6f08b12a9ffc8a652ddcd6f24ad85ecb33ca52 Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net> Reviewed-on: https://review.coreboot.org/c/29943 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Timothy Pearson <tpearson@raptorengineering.com>
Diffstat (limited to 'src/arch/ppc64/stages.c')
-rw-r--r--src/arch/ppc64/stages.c32
1 files changed, 32 insertions, 0 deletions
diff --git a/src/arch/ppc64/stages.c b/src/arch/ppc64/stages.c
new file mode 100644
index 000000000000..053fd7634c57
--- /dev/null
+++ b/src/arch/ppc64/stages.c
@@ -0,0 +1,32 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2014 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/*
+ * This file contains entry/exit functions for each stage during coreboot
+ * execution (bootblock entry and ramstage exit will depend on external
+ * loading).
+ *
+ * Entry points must be placed at the location the previous stage jumps
+ * to (the lowest address in the stage image). This is done by giving
+ * stage_entry() its own section in .text and placing it first in the
+ * linker script.
+ */
+
+#include <arch/stages.h>
+
+void stage_entry(void)
+{
+ main();
+}