summaryrefslogtreecommitdiffstats
path: root/src/arch/x86/boot.c
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2017-03-16 15:18:22 -0700
committerLee Leahy <leroy.p.leahy@intel.com>2017-03-17 03:18:24 +0100
commit6f80ccc357702f87baf43440d97a49bcce999393 (patch)
tree645c4e00d5e0314b1f3e54c74016d6ee82e575c7 /src/arch/x86/boot.c
parente5f29e8bf8c928a83764fcf428c1a05767bff7dd (diff)
downloadcoreboot-6f80ccc357702f87baf43440d97a49bcce999393.tar.gz
coreboot-6f80ccc357702f87baf43440d97a49bcce999393.tar.bz2
coreboot-6f80ccc357702f87baf43440d97a49bcce999393.zip
arch/x86: Wrap lines at 80 columns
Fix the following warning detected by checkpatch.pl: WARNING: line over 80 characters TEST=Build and run on Galileo Gen2 Change-Id: I3495cd30d1737d9ee728c8a9e72bd426d7a69c37 Signed-off-by: Lee Leahy <Leroy.P.Leahy@intel.com> Reviewed-on: https://review.coreboot.org/18864 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/arch/x86/boot.c')
-rw-r--r--src/arch/x86/boot.c16
1 files changed, 12 insertions, 4 deletions
diff --git a/src/arch/x86/boot.c b/src/arch/x86/boot.c
index b9e6ee930fdf..2e1becf0beb1 100644
--- a/src/arch/x86/boot.c
+++ b/src/arch/x86/boot.c
@@ -132,9 +132,13 @@ static void jmp_payload(void *entry, unsigned long buffer, unsigned long size)
" shrl $2, %%ecx\n\t"
" rep movsl\n\t"
- /* Adjust the stack pointer to point into the new coreboot image */
+ /* Adjust the stack pointer to point into the new coreboot
+ * image
+ */
" addl 20(%%esp), %%esp\n\t"
- /* Adjust the instruction pointer to point into the new coreboot image */
+ /* Adjust the instruction pointer to point into the new coreboot
+ * image
+ */
" movl $1f, %%eax\n\t"
" addl 20(%%esp), %%eax\n\t"
" jmp *%%eax\n\t"
@@ -166,10 +170,14 @@ static void jmp_payload(void *entry, unsigned long buffer, unsigned long size)
" shrl $2, %%ecx\n\t"
" rep movsl\n\t"
- /* Adjust the stack pointer to point into the old coreboot image */
+ /* Adjust the stack pointer to point into the old coreboot
+ * image
+ */
" subl 20(%%esp), %%esp\n\t"
- /* Adjust the instruction pointer to point into the old coreboot image */
+ /* Adjust the instruction pointer to point into the old coreboot
+ * image
+ */
" movl $1f, %%eax\n\t"
" subl 20(%%esp), %%eax\n\t"
" jmp *%%eax\n\t"