summaryrefslogtreecommitdiffstats
path: root/src/arch/x86
diff options
context:
space:
mode:
authorWerner Zeh <werner.zeh@siemens.com>2022-04-11 08:35:06 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-04-14 15:43:27 +0000
commiteaf11c944530c078226e79c61b24461a7152f112 (patch)
tree67ace68b2618fea44b966c0ad81357f0aa9d7b88 /src/arch/x86
parenta46056fa9a814c44796fe89220c3753c6aed8560 (diff)
downloadcoreboot-eaf11c944530c078226e79c61b24461a7152f112.tar.gz
coreboot-eaf11c944530c078226e79c61b24461a7152f112.tar.bz2
coreboot-eaf11c944530c078226e79c61b24461a7152f112.zip
x86/mtrr: Print address ranges inclusive to be more consistent
The printed address ranges in the tree (resource allocator and even some MTRR code) usually shows the range inclusive (meaning from start address to the real end address of the range). Though there is still some code in the MTRR context which prints the ranges with an exclusive end. This patch aligns the printing of ranges in the MTRR code to be consistent among the tree so that the shown end addresses are now inclusive. Change-Id: I0ca292f9cf272564cb5ef1c4ea38f5c483605c94 Signed-off-by: Werner Zeh <werner.zeh@siemens.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/63541 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Reviewed-by: Christian Walter <christian.walter@9elements.com>
Diffstat (limited to 'src/arch/x86')
-rw-r--r--src/arch/x86/postcar_loader.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/x86/postcar_loader.c b/src/arch/x86/postcar_loader.c
index 2609fd62cc4b..0fe174bc547e 100644
--- a/src/arch/x86/postcar_loader.c
+++ b/src/arch/x86/postcar_loader.c
@@ -60,7 +60,7 @@ static void postcar_var_mtrr_set(const struct var_mtrr_context *ctx,
struct postcar_frame *pcf = ctx->arg;
printk(BIOS_DEBUG, "MTRR Range: Start=%lx End=%lx (Size %zx)\n",
- addr, addr + size, size);
+ addr, addr + size - 1, size);
stack_push(pcf, mask.hi);
stack_push(pcf, mask.lo);