summaryrefslogtreecommitdiffstats
path: root/src/console
diff options
context:
space:
mode:
authorMartin Roth <martinroth@chromium.org>2021-06-21 09:18:46 -0600
committerPatrick Georgi <pgeorgi@google.com>2021-06-25 15:51:20 +0000
commit8a85a84fac7157927612cd638cf67c061d959bd8 (patch)
treefec6ab28b277215fdbbe90df8b1a982870d0bc9d /src/console
parentb8bba6519ee0411010eaadc0589144d4fea4c67b (diff)
downloadcoreboot-8a85a84fac7157927612cd638cf67c061d959bd8.tar.gz
coreboot-8a85a84fac7157927612cd638cf67c061d959bd8.tar.bz2
coreboot-8a85a84fac7157927612cd638cf67c061d959bd8.zip
Asm code: Use NO_EARLY_BOOTBLOCK_POSTCODES to remove Asm port80s
Expand NO_EARLY_BOOTBLOCK_POSTCODES to all of the early assembly code in bootblock. BUG=b:191370340 TEST: Build with & without the option enabled Signed-off-by: Martin Roth <martinroth@chromium.org> Change-Id: Idb4a96820d5c391fc17a0f0dcccd519d4881b78c Reviewed-on: https://review.coreboot.org/c/coreboot/+/55731 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/console')
-rw-r--r--src/console/Kconfig10
1 files changed, 6 insertions, 4 deletions
diff --git a/src/console/Kconfig b/src/console/Kconfig
index 548b701d9f0a..4125e18dd926 100644
--- a/src/console/Kconfig
+++ b/src/console/Kconfig
@@ -464,10 +464,12 @@ config NO_EARLY_BOOTBLOCK_POSTCODES
def_bool n
help
Some chipsets require that the routing for the port 80h POST
- code be configured before any POST codes are sent out.
- This can be done in the boot block, but there are a couple of
- POST codes that go out before the chipset's bootblock initialization
- can happen. This option suppresses those POST codes.
+ code be configured before any POST codes are sent out. If this is
+ not done, the system can hang on the first POST code. This
+ initialization can be done in the boot block, but there are a couple
+ of POST codes that go out before the chipset's C bootblock
+ initialization can happen. This option suppresses all postcodes in
+ the early assembly code.
config HWBASE_DEBUG_CB
bool