summaryrefslogtreecommitdiffstats
path: root/src/console
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2021-05-04 23:36:36 +0530
committerPatrick Georgi <pgeorgi@google.com>2021-05-06 14:39:06 +0000
commita2cf34129fb3b2a9302bb7cf06e4ee758b9bb85a (patch)
treea80ebde191b4bb5ab279756a52b67b46ab308b4d /src/console
parent88a0ce6e11601678ec8d8f6a87c4881b810cb5df (diff)
downloadcoreboot-a2cf34129fb3b2a9302bb7cf06e4ee758b9bb85a.tar.gz
coreboot-a2cf34129fb3b2a9302bb7cf06e4ee758b9bb85a.tar.bz2
coreboot-a2cf34129fb3b2a9302bb7cf06e4ee758b9bb85a.zip
include/console: Align ramstage Boot State Machine postcodes
This patch ensures all boot state machine postcodes are in right order. Move POST_ENTRY_RAMSTAGE macro definition after POST_BS_PAYLOAD_BOOT. Change-Id: I9e03159fdf07a73f5f8eec1bbf32fcb47dd4af84 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/52893 Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/console')
0 files changed, 0 insertions, 0 deletions