summaryrefslogtreecommitdiffstats
path: root/src/cpu/amd/pi/00730F01/model_16_init.c
diff options
context:
space:
mode:
authorMichał Kopeć <michal.kopec@3mdeb.com>2021-11-30 17:40:52 +0100
committerPatrick Georgi <patrick@coreboot.org>2021-12-06 12:38:36 +0000
commitdc35d2a693ade7e2afa8fa55c21eb61e17078017 (patch)
tree23683f8aa54523e67002ad996f73d9e3400864dd /src/cpu/amd/pi/00730F01/model_16_init.c
parent5b334b88a635e46d47ce3f3b703d2470d6e8514c (diff)
downloadcoreboot-dc35d2a693ade7e2afa8fa55c21eb61e17078017.tar.gz
coreboot-dc35d2a693ade7e2afa8fa55c21eb61e17078017.tar.bz2
coreboot-dc35d2a693ade7e2afa8fa55c21eb61e17078017.zip
northbridge/amd/pi/00730F01: enable PARALLEL_MP
Disable LEGACY_SMP_INIT to enable PARALLEL_MP. Also remove a large amount of APIC code that is now unnecessary. TEST=Boot on PC Engines apu3 Boot time reduced from 1.707 seconds to 1.620 seconds average across 5 coldboots. Inspired by CB:59693 Change-Id: Ib49e7d3f5956ac7831664d50db5f233b70aa54db Signed-off-by: Michał Kopeć <michal.kopec@3mdeb.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/59808 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/cpu/amd/pi/00730F01/model_16_init.c')
-rw-r--r--src/cpu/amd/pi/00730F01/model_16_init.c15
1 files changed, 0 insertions, 15 deletions
diff --git a/src/cpu/amd/pi/00730F01/model_16_init.c b/src/cpu/amd/pi/00730F01/model_16_init.c
index a5a80647378b..f84b03ab3b9f 100644
--- a/src/cpu/amd/pi/00730F01/model_16_init.c
+++ b/src/cpu/amd/pi/00730F01/model_16_init.c
@@ -23,21 +23,6 @@ static void model_16_init(struct device *dev)
msr_t msr;
u32 siblings;
- /*
- * All cores are initialized sequentially, so the solution for APs will be created
- * before they start.
- */
- x86_setup_mtrrs_with_detect();
- /*
- * Enable ROM caching on BSP we just lost when creating MTRR solution, for faster
- * execution of e.g. AmdInitLate
- */
- if (boot_cpu()) {
- mtrr_use_temp_range(OPTIMAL_CACHE_ROM_BASE, OPTIMAL_CACHE_ROM_SIZE,
- MTRR_TYPE_WRPROT);
- }
- x86_mtrr_check();
-
/* zero the machine check error status registers */
mca_clear_status();