summaryrefslogtreecommitdiffstats
path: root/src/cpu/intel/model_f4x
diff options
context:
space:
mode:
authorAlexandru Gagniuc <mr.nuke.me@gmail.com>2013-12-13 16:50:28 -0600
committerAlexandru Gagniuc <mr.nuke.me@gmail.com>2015-02-28 00:14:49 +0100
commitee89435798022021026f511deddf0e3b401ad031 (patch)
treed8807aefabce6205fa35108221bb9d90ceb04c0f /src/cpu/intel/model_f4x
parent422e296d560b5f076e0cb866202b2aab4dcfaebb (diff)
downloadcoreboot-ee89435798022021026f511deddf0e3b401ad031.tar.gz
coreboot-ee89435798022021026f511deddf0e3b401ad031.tar.bz2
coreboot-ee89435798022021026f511deddf0e3b401ad031.zip
cpu/intel (non-FSP): Use microcode from blobs repository
Now that microcode has been added to blobs, use that one instead of the one included in the tree. Microcode from the tree will be removed in a subsequent patch. Since the microcode updates are blobs, they belong in the blobs repository. This change may introduce a build failure if the "Generate from tree" microcode option is selected, but the blobs repository is not enabled. We have to live with this for now, until microcode is moved to blobs for all CPUs, at which point we may adjust Kconfig accordingly. Leave the FSP cpu alone for now, as that will need approval from SAGE. Change-Id: Ia77ba2e26c083da092449b04ab2323b91a2ca15b Signed-off-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-on: http://review.coreboot.org/4530 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/cpu/intel/model_f4x')
-rw-r--r--src/cpu/intel/model_f4x/microcode_blob.c12
1 files changed, 1 insertions, 11 deletions
diff --git a/src/cpu/intel/model_f4x/microcode_blob.c b/src/cpu/intel/model_f4x/microcode_blob.c
index dd5e3faacbdf..2d9850897daa 100644
--- a/src/cpu/intel/model_f4x/microcode_blob.c
+++ b/src/cpu/intel/model_f4x/microcode_blob.c
@@ -1,13 +1,3 @@
unsigned microcode_updates_f4x[] = {
- #include "microcode-1735-m01f480c.h"
- #include "microcode-1460-m9df4305.h"
- #include "microcode-2492-m02f480e.h"
- #include "microcode-1470-m9df4703.h"
- #include "microcode-1521-m5ff4807.h"
- #include "microcode-1466-m02f4116.h"
- #include "microcode-1469-m9df4406.h"
- #include "microcode-1471-mbdf4117.h"
- #include "microcode-1637-m5cf4a04.h"
- #include "microcode-1462-mbdf4903.h"
- #include "microcode-1498-m5df4a02.h"
+ #include "../../../../3rdparty/cpu/intel/model_f4x/microcode.h"
};