diff options
| author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2020-05-25 08:52:07 +0300 |
|---|---|---|
| committer | Nico Huber <nico.h@gmx.de> | 2020-06-15 18:35:52 +0000 |
| commit | 44ef38f70344f44ee53a3883515246172eb75054 (patch) | |
| tree | c6f138d104484327e635c1cac1ccb81dbc15ce42 /src/cpu/x86/Kconfig | |
| parent | 49c44cdccb936bf1179402b5927a1f477ad4e752 (diff) | |
| download | coreboot-44ef38f70344f44ee53a3883515246172eb75054.tar.gz coreboot-44ef38f70344f44ee53a3883515246172eb75054.tar.bz2 coreboot-44ef38f70344f44ee53a3883515246172eb75054.zip | |
arch/x86: Remove NO_FIXED_XIP_ROM_SIZE
The variable SETUP_XIP_CACHE provides us a working
alternative.
Change-Id: I6e3befedbbc7967b71409640dc81a0c2a9b3e511
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41821
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/cpu/x86/Kconfig')
| -rw-r--r-- | src/cpu/x86/Kconfig | 10 |
1 files changed, 0 insertions, 10 deletions
diff --git a/src/cpu/x86/Kconfig b/src/cpu/x86/Kconfig index 07dfe45e6456..5394cd023d59 100644 --- a/src/cpu/x86/Kconfig +++ b/src/cpu/x86/Kconfig @@ -60,16 +60,6 @@ config TSC_SYNC_MFENCE to execute an mfence instruction in order to synchronize rdtsc. This is true for all modern Intel CPUs. -config NO_FIXED_XIP_ROM_SIZE - bool - default n - help - The XIP_ROM_SIZE Kconfig variable is used globally on x86 - with the assumption that all chipsets utilize this value. - For the chipsets which do not use the variable it can lead - to unnecessary alignment constraints in cbfs for romstage. - Therefore, allow those chipsets a path to not be burdened. - config SETUP_XIP_CACHE bool depends on !NO_XIP_EARLY_STAGES |