diff options
| author | Patrick Georgi <patrick.georgi@secunet.com> | 2012-11-01 15:32:32 +0100 |
|---|---|---|
| committer | Stefan Reinauer <stefan.reinauer@coreboot.org> | 2012-11-06 21:51:43 +0100 |
| commit | bf10bc3e44ae0d85a9db189c7c84e380a1ec8aa7 (patch) | |
| tree | e0c79ac2fdcf9c560ef05c5896d97c76b9ec0093 /src/cpu | |
| parent | 7d54eb8e23407e472380558d961d2df255600ae1 (diff) | |
| download | coreboot-bf10bc3e44ae0d85a9db189c7c84e380a1ec8aa7.tar.gz coreboot-bf10bc3e44ae0d85a9db189c7c84e380a1ec8aa7.tar.bz2 coreboot-bf10bc3e44ae0d85a9db189c7c84e380a1ec8aa7.zip | |
intel/socket_BGA956: enable speedstep, CAR, MMX, SSE
All of these capabilities exist on all CPUs supported on
this socket.
Change-Id: I54f34e48e34bb6ab5b9954ab7ece8c2c3a1a8e67
Signed-off-by: Patrick Georgi <patrick.georgi@secunet.com>
Reviewed-on: http://review.coreboot.org/1664
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/cpu')
| -rw-r--r-- | src/cpu/intel/socket_BGA956/Kconfig | 15 | ||||
| -rw-r--r-- | src/cpu/intel/socket_BGA956/Makefile.inc | 1 |
2 files changed, 16 insertions, 0 deletions
diff --git a/src/cpu/intel/socket_BGA956/Kconfig b/src/cpu/intel/socket_BGA956/Kconfig index a764348e9081..40f82aff8852 100644 --- a/src/cpu/intel/socket_BGA956/Kconfig +++ b/src/cpu/intel/socket_BGA956/Kconfig @@ -1,3 +1,18 @@ config CPU_INTEL_SOCKET_BGA956 bool select CPU_INTEL_MODEL_1067X + select CACHE_AS_RAM + select MMX + select SSE + +if CPU_INTEL_SOCKET_BGA956 + +config DCACHE_RAM_BASE + hex + default 0xffaf8000 + +config DCACHE_RAM_SIZE + hex + default 0x8000 + +endif diff --git a/src/cpu/intel/socket_BGA956/Makefile.inc b/src/cpu/intel/socket_BGA956/Makefile.inc index a290e6997a9c..f93fa00e40fc 100644 --- a/src/cpu/intel/socket_BGA956/Makefile.inc +++ b/src/cpu/intel/socket_BGA956/Makefile.inc @@ -7,6 +7,7 @@ subdirs-y += ../../x86/cache subdirs-y += ../../x86/smm subdirs-y += ../microcode subdirs-y += ../hyperthreading +subdirs-y += ../speedstep # Use Intel Core (not Core 2) code for CAR init, any CPU might be used. cpu_incs += $(src)/cpu/intel/model_6ex/cache_as_ram.inc |