summaryrefslogtreecommitdiffstats
path: root/src/cpu
Commit message (Expand)AuthorAgeFilesLines
* sandybridge: Disable parallel CPU initializationNico Huber2015-11-161-1/+0
* smmhandler: on i945..nehalem, crash if LAPIC overlaps with ASEGPatrick Georgi2015-10-292-0/+46
* cpu/intel/fsp_model_206ax: Load microcode in corebootMartin Roth2015-10-283-6/+6
* cpu/amd/car: Add initial Suspend to RAM (S3) supportTimothy Pearson2015-10-271-0/+10
* cpu: create an empty file when no microcode files are givenAlexander Couzens2015-10-271-1/+1
* cpu/amd/car: Use standard integer types in post_cache_as_ram.cTimothy Pearson2015-10-251-4/+4
* cpu/amd/car: remove PRINTK_IN_CAR #define that was hardcoded to 1Timothy Pearson2015-10-251-17/+7
* cpu/amd: Add initial support for AMD Socket G34 processorsTimothy Pearson2015-10-2411-23/+204
* cpu/intel: Move Power notification ASL code into `common/acpi`Paul Menzel2015-10-231-0/+0
* cpu/amd/model_10xxx: Clean up debugging statementsTimothy Pearson2015-10-231-22/+20
* model_fxx/powernow: add dual core Socket F TDPsJonathan A. Kollasch2015-10-221-1/+6
* Revert "Remove sandybridge and ivybridge FSP code path"Martin Roth2015-10-2211-0/+1219
* cpu/amd/model_10xxx: Install AMD-provided microcode files in CBFSTimothy Pearson2015-10-164-1/+15
* cpu/x86/mtrr: Add MTRR index and total MTRRs to error messagePaul Menzel2015-10-151-1/+3
* cpu/mtrr.h: Fix macro names for MTRR registersAlexandru Gagniuc2015-10-1523-322/+322
* Revert "Remove FSP Rangeley SOC and mohonpeak board support"Martin Roth2015-10-1410-0/+955
* cpu/amd/microcode: Update parser to use stock microcode blobsAudrey Pearson2015-10-141-34/+132
* x86: add standalone verstage supportAaron Durbin2015-10-142-0/+2
* arch/x86/bootblock: Do not include non-code files in bootblock.SAlexandru Gagniuc2015-10-083-0/+2
* x86/bootblock: Use LDFLAGS_bootblock to enable garbage collectionAlexandru Gagniuc2015-10-074-16/+16
* cpu/Makefile.inc: Only inculde x86 subdir if ARCH_x86 is selectedAlexandru Gagniuc2015-10-051-1/+1
* Remove FSP Rangeley SOC and mohonpeak board supportAlexandru Gagniuc2015-10-0310-955/+0
* Remove sandybridge and ivybridge FSP code pathAlexandru Gagniuc2015-10-0311-1219/+0
* sandybridge ivybridge: Treat native init as first class citizenAlexandru Gagniuc2015-10-031-2/+2
* cpu: microcode: Use microcode stored in binary formatAlexandru Gagniuc2015-09-3054-298/+40
* coreboot: move TS_END_ROMSTAGE to one spotAaron Durbin2015-09-241-1/+0
* qemu: initialize lapicGerd Hoffmann2015-09-141-0/+7
* linking: add and use LDFLAGS_commonAaron Durbin2015-09-091-1/+1
* rmodule: use program.ld for linkingAaron Durbin2015-09-093-12/+8
* x86: link romstage like the other architecturesAaron Durbin2015-09-091-1/+0
* intel/model_2065x/Kconfig: Don't use LAPIC_MONOTONIC_TIMERMartin Roth2015-09-091-1/+0
* x86: bootblock: remove linking and program flow from build systemAaron Durbin2015-09-094-3/+7
* cpu: fix cpu_microcode classAaron Durbin2015-09-081-1/+0
* microcode: Unify rules to add microcode to CBFS once againAlexandru Gagniuc2015-09-071-13/+7
* amd/geode_lx: make done_cache_as_ram_main globalAaron Durbin2015-09-051-0/+1
* x86: remove cpu_incs as romstage Make variableAaron Durbin2015-09-0429-29/+29
* Intel: Remove CACHE_MRC_BIN - 'selected' everywhere in KconfigMartin Roth2015-08-254-16/+0
* cpu/amd/model_10xxx: Do not initialize SMM memory if SMM is disabledTimothy Pearson2015-08-141-9/+25
* amd: raminit sysinfo offset fixAaron Durbin2015-08-132-16/+5
* via/nano: Move CPU microcode to 3rdparty/blobsStefan Reinauer2015-08-073-924/+5
* amd/model_fxx: Move CPU microcode to 3rdparty/blobsStefan Reinauer2015-08-074-443/+1
* amd/model_10xxx: Move CPU microcode to 3rdparty/blobsStefan Reinauer2015-08-078-1153/+1
* Add SoC specific microcode update check in ramstageRizwan Qureshi2015-07-291-0/+16
* amd/model_fxx: set CPU_ADDR_BITS to 40 on all K8 machinesJonathan A. Kollasch2015-07-224-12/+4
* cpu: port amd/agesa to 64bitStefan Reinauer2015-07-212-2/+71
* indent style fix for lapic_cpu_init.cJonathan A. Kollasch2015-07-171-1/+1
* Remove unused Kconfig symbols in c codeMartin Roth2015-07-171-1/+1
* amd/model_fxx rev.F: emit P-states when no intermediates existJonathan A. Kollasch2015-07-151-5/+6
* Verify Kconfigs symbols are not zero for hex and int type symbolsMartin Roth2015-07-121-1/+1
* Change #ifdef and #if defined CONFIG_ bools to #if IS_ENABLED()Martin Roth2015-07-121-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-06 05:55:36 +0000