summaryrefslogtreecommitdiffstats
path: root/src/cpu
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-07-14 17:59:47 +0200
committerFelix Held <felix-coreboot@felixheld.de>2021-07-16 14:10:07 +0000
commitf1e8e7f1483967a08e46a14fc8e80f04415b1a27 (patch)
tree36802f8fc287430277e656c8286c3557daed42b5 /src/cpu
parent1ce645347caa13f568d67a203dbba6cfaffbd2a1 (diff)
downloadcoreboot-f1e8e7f1483967a08e46a14fc8e80f04415b1a27.tar.gz
coreboot-f1e8e7f1483967a08e46a14fc8e80f04415b1a27.tar.bz2
coreboot-f1e8e7f1483967a08e46a14fc8e80f04415b1a27.zip
include/cpu/amd/msr: don't redefine the IA32_BIOS_SIGN_ID MSR
Change-Id: Iff19ae495fb9c0795dae4b2844dc8e0220a57b2c Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56310 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/amd/pi/00730F01/update_microcode.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/amd/pi/00730F01/update_microcode.c b/src/cpu/amd/pi/00730F01/update_microcode.c
index ccf64684aac8..8942f0146a9c 100644
--- a/src/cpu/amd/pi/00730F01/update_microcode.c
+++ b/src/cpu/amd/pi/00730F01/update_microcode.c
@@ -78,7 +78,7 @@ static void apply_microcode_patch(const struct microcode *m)
printk(BIOS_DEBUG, "microcode: patch id to apply = 0x%08x\n",
m->patch_id);
- msr = rdmsr(MSR_PATCH_LEVEL);
+ msr = rdmsr(IA32_BIOS_SIGN_ID);
new_patch_id = msr.lo;
if (new_patch_id == m->patch_id)