summaryrefslogtreecommitdiffstats
path: root/src/device/pciexp_device.c
diff options
context:
space:
mode:
authorTim Wawrzynczak <twawrzynczak@chromium.org>2021-12-08 21:16:43 -0700
committerSubrata Banik <subratabanik@google.com>2021-12-22 18:14:47 +0000
commita62cb5693b93a4bec3d4c0ae072d9622d6a5ea0f (patch)
tree687744b51c8fcae2f2b7ac6887c04cbcb9a411ef /src/device/pciexp_device.c
parentd27dd97e17a8dfe4a9d8861cda51feabce809590 (diff)
downloadcoreboot-a62cb5693b93a4bec3d4c0ae072d9622d6a5ea0f.tar.gz
coreboot-a62cb5693b93a4bec3d4c0ae072d9622d6a5ea0f.tar.bz2
coreboot-a62cb5693b93a4bec3d4c0ae072d9622d6a5ea0f.zip
device: Make pciexp_get_ltr_max_latencies a public function
Some device drivers may need to get access to the LTR values for their respective devices, therefore export this function instead of marking it static. BUG=b:204343849 Change-Id: Id372600e8adec0d55d3483726bb9353139685774 Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60015 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nick Vaccaro <nvaccaro@google.com> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Subrata Banik <subratabanik@google.com>
Diffstat (limited to 'src/device/pciexp_device.c')
-rw-r--r--src/device/pciexp_device.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/device/pciexp_device.c b/src/device/pciexp_device.c
index d8ed5d9e3d6e..5e2709e38a10 100644
--- a/src/device/pciexp_device.c
+++ b/src/device/pciexp_device.c
@@ -181,7 +181,7 @@ static void pciexp_enable_ltr(struct device *dev)
(void)_pciexp_enable_ltr(parent, parent_cap, dev, cap);
}
-static bool pciexp_get_ltr_max_latencies(struct device *dev, u16 *max_snoop, u16 *max_nosnoop)
+bool pciexp_get_ltr_max_latencies(struct device *dev, u16 *max_snoop, u16 *max_nosnoop)
{
/* Walk the hierarchy up to find get_ltr_max_latencies(). */
do {