summaryrefslogtreecommitdiffstats
path: root/src/include/device/pci.h
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2013-03-01 17:00:39 -0600
committerStefan Reinauer <stefan.reinauer@coreboot.org>2013-03-21 23:38:44 +0100
commit55ed3106556a9bcbe36d3389dc5230d4a4ee2a40 (patch)
treec99b4c4394acbd1894f2ac9cef74665720a08965 /src/include/device/pci.h
parentdf3a109b72907419d503c81257ea241becdbb915 (diff)
downloadcoreboot-55ed3106556a9bcbe36d3389dc5230d4a4ee2a40.tar.gz
coreboot-55ed3106556a9bcbe36d3389dc5230d4a4ee2a40.tar.bz2
coreboot-55ed3106556a9bcbe36d3389dc5230d4a4ee2a40.zip
rmodule: correct ordering of bss clearing
This patch fixes an issue for rmodules which are copied into memory at the final load/link location. If the bss section is cleared for that rmodule the relocation could not take place properly since the relocation information was wiped by act of clearing the bss. The reason is that the relocation information resides at the same address as the bss section. Correct this issue by performing the relocation before clearing the bss. Change-Id: I01a124a8201321a9eaf6144c743fa818c0f004b4 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/2822 Reviewed-by: Ronald G. Minnich <rminnich@gmail.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/include/device/pci.h')
0 files changed, 0 insertions, 0 deletions