summaryrefslogtreecommitdiffstats
path: root/src/include/device
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2023-08-31 17:09:28 +0200
committerMatt DeVillier <matt.devillier@amd.corp-partner.google.com>2023-10-20 14:24:57 +0000
commit0b0113f2436b448cd172d2ae9cfcc07628020173 (patch)
tree627b1a81d647e9084763dd18eaca22022bd4568c /src/include/device
parentce84a347bfa16f393e75e4cc63eded636ca69af8 (diff)
downloadcoreboot-0b0113f2436b448cd172d2ae9cfcc07628020173.tar.gz
coreboot-0b0113f2436b448cd172d2ae9cfcc07628020173.tar.bz2
coreboot-0b0113f2436b448cd172d2ae9cfcc07628020173.zip
device/device.h: Rename pci_domain_scan_bus
On all targets the domain works as a host bridge. Xeon-sp code intends to feature multiple host bridges below a domain, hence rename the function to pci_host_bridge_scan_bus. Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Change-Id: I4e65fdbaf0b42c5f4f62297a60d818d299d76f73 Reviewed-on: https://review.coreboot.org/c/coreboot/+/78326 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Reviewed-by: Yidi Lin <yidilin@google.com>
Diffstat (limited to 'src/include/device')
-rw-r--r--src/include/device/device.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/include/device/device.h b/src/include/device/device.h
index bbad3c77d5f3..68e2622f4173 100644
--- a/src/include/device/device.h
+++ b/src/include/device/device.h
@@ -272,7 +272,7 @@ void show_all_devs_resources(int debug_level, const char *msg);
extern struct device_operations default_dev_ops_root;
void pci_domain_read_resources(struct device *dev);
void pci_domain_set_resources(struct device *dev);
-void pci_domain_scan_bus(struct device *dev);
+void pci_host_bridge_scan_bus(struct device *dev);
void mmconf_resource(struct device *dev, unsigned long index);