summaryrefslogtreecommitdiffstats
path: root/src/include/reset.h
diff options
context:
space:
mode:
authorAndrey Petrov <andrey.petrov@intel.com>2016-06-22 23:39:08 -0700
committerMartin Roth <martinroth@google.com>2016-06-24 20:28:15 +0200
commit43e1bfd13cd067c992009b51cf130c06921092cd (patch)
tree2bd5994888aabcc0c090c3850bced9f57be79eb5 /src/include/reset.h
parent9c0e180655c178793f27e8ef4d69b3fd012e1d90 (diff)
downloadcoreboot-43e1bfd13cd067c992009b51cf130c06921092cd.tar.gz
coreboot-43e1bfd13cd067c992009b51cf130c06921092cd.tar.bz2
coreboot-43e1bfd13cd067c992009b51cf130c06921092cd.zip
soc/intel/common: Add prototype for global_reset() reset
Add prototype for global_reset() that some SoCs need to provide. BUG=chrome-os-partner:54149 BRANCH=none TEST=none Change-Id: I8afe076b6f4f675b3c6a3ec0e4dd69f950baa4ef Signed-off-by: Andrey Petrov <andrey.petrov@intel.com> Reviewed-on: https://review.coreboot.org/15333 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/include/reset.h')
-rw-r--r--src/include/reset.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/include/reset.h b/src/include/reset.h
index 9430ffef5637..95ba60825461 100644
--- a/src/include/reset.h
+++ b/src/include/reset.h
@@ -8,5 +8,7 @@ void hard_reset(void);
#endif
void soft_reset(void);
void cpu_reset(void);
+/* Some Intel SoCs use a special reset that is specific to SoC */
+void global_reset(void);
#endif