diff options
| author | Aaron Durbin <adurbin@chromium.org> | 2015-03-06 23:17:33 -0600 |
|---|---|---|
| committer | Aaron Durbin <adurbin@chromium.org> | 2015-04-22 17:55:08 +0200 |
| commit | bd74a4b2d25268f7035a4478da31f27baac2aecc (patch) | |
| tree | 56740c02fe396df8ccf9fc2e7401542deeebf453 /src/include/romstage_handoff.h | |
| parent | cac50506238507328b8ea0f4abd458869803e6c2 (diff) | |
| download | coreboot-bd74a4b2d25268f7035a4478da31f27baac2aecc.tar.gz coreboot-bd74a4b2d25268f7035a4478da31f27baac2aecc.tar.bz2 coreboot-bd74a4b2d25268f7035a4478da31f27baac2aecc.zip | |
coreboot: common stage cache
Many chipsets were using a stage cache for reference code
or when using a relocatable ramstage. Provide a common
API for the chipsets to use while reducing code duplication.
Change-Id: Ia36efa169fe6bd8a3dbe07bf57a9729c7edbdd46
Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: http://review.coreboot.org/8625
Tested-by: build bot (Jenkins)
Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/include/romstage_handoff.h')
| -rw-r--r-- | src/include/romstage_handoff.h | 4 |
1 files changed, 0 insertions, 4 deletions
diff --git a/src/include/romstage_handoff.h b/src/include/romstage_handoff.h index 376b4fd119c8..09934ca4424f 100644 --- a/src/include/romstage_handoff.h +++ b/src/include/romstage_handoff.h @@ -36,10 +36,6 @@ struct romstage_handoff { uint8_t s3_resume; uint8_t reboot_required; uint8_t reserved[2]; - /* The ramstage_entry_point is cached in the stag loading path. This - * cached value can only be utilized when the chipset code properly - * fills in the s3_resume field above. */ - uint32_t ramstage_entry_point; }; #if defined(__ROMSTAGE__) |