summaryrefslogtreecommitdiffstats
path: root/src/include/smbios.h
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2021-10-27 23:04:07 +0530
committerSubrata Banik <subrata.banik@intel.com>2021-10-30 18:45:09 +0000
commit6cdc838b0d39398ff7662e425ed330fdc1e3333c (patch)
treef3a13823fffe374c0f263a8702726135252d5f06 /src/include/smbios.h
parent3afa467a880392f4dbbbc69373eb555731e738b4 (diff)
downloadcoreboot-6cdc838b0d39398ff7662e425ed330fdc1e3333c.tar.gz
coreboot-6cdc838b0d39398ff7662e425ed330fdc1e3333c.tar.bz2
coreboot-6cdc838b0d39398ff7662e425ed330fdc1e3333c.zip
soc/intel/common: Add DDR5 and LPDDR5 into the SMBIOS table
Add DDR5 and LPDDR5 memory technology into the SMBIOS Memory Type table. Change-Id: I1ec442cf0bd830db99e3636445724b6be01c5564 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/58576 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/include/smbios.h')
-rw-r--r--src/include/smbios.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/include/smbios.h b/src/include/smbios.h
index 2fb6297ea348..c11fc6c658b4 100644
--- a/src/include/smbios.h
+++ b/src/include/smbios.h
@@ -192,6 +192,8 @@ typedef enum {
MEMORY_TYPE_LOGICAL_NON_VOLATILE_DEVICE = 0x1f,
MEMORY_TYPE_HBM = 0x20,
MEMORY_TYPE_HBM2 = 0x21,
+ MEMORY_TYPE_DDR5 = 0x22,
+ MEMORY_TYPE_LPDDR5 = 0x23,
} smbios_memory_type;
typedef enum {