summaryrefslogtreecommitdiffstats
path: root/src/include/spd_cache.h
diff options
context:
space:
mode:
authorPatrick Georgi <pgeorgi@chromium.org>2017-01-28 15:26:43 +0100
committerPatrick Georgi <pgeorgi@google.com>2017-02-10 18:04:11 +0100
commit2e08b59cdcf9a26ae9e6d4107be8e45a5fb9dbdf (patch)
tree243c5faab07837153940f6c208f39e665886f342 /src/include/spd_cache.h
parentded1e05d11675d899e07906e04032b3cc2f29711 (diff)
downloadcoreboot-2e08b59cdcf9a26ae9e6d4107be8e45a5fb9dbdf.tar.gz
coreboot-2e08b59cdcf9a26ae9e6d4107be8e45a5fb9dbdf.tar.bz2
coreboot-2e08b59cdcf9a26ae9e6d4107be8e45a5fb9dbdf.zip
ddr3 spd: Rename read_spd_from_cbfs() to read_ddr3_spd_from_cbfs()
Since it checks for DDR3 style checksums, it's a more appropriate name. Also make its configuration local for a future code move. Change-Id: I417ae165579618d9215b8ca5f0500ff9a61af42f Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Reviewed-on: https://review.coreboot.org/18264 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/include/spd_cache.h')
-rw-r--r--src/include/spd_cache.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/include/spd_cache.h b/src/include/spd_cache.h
index 669639be7ccb..912aa6429584 100644
--- a/src/include/spd_cache.h
+++ b/src/include/spd_cache.h
@@ -18,9 +18,9 @@
#include <stdint.h>
#if IS_ENABLED(CONFIG_SPD_CACHE)
-int read_spd_from_cbfs(u8 *buf, int idx);
+int read_ddr3_spd_from_cbfs(u8 *buf, int idx);
#else
-static inline int read_spd_from_cbfs(u8 *buf, int idx) { return -1; }
+static inline int read_ddr3_spd_from_cbfs(u8 *buf, int idx) { return -1; }
#endif
#endif