summaryrefslogtreecommitdiffstats
path: root/src/mainboard/asrock/g41c-gs/romstage.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-11-09 08:05:03 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-11-11 10:29:24 +0000
commit10cfd4d7cfc3196449e3ba80f8d2538e113ef7e8 (patch)
treeed753055ba5c48a3fefdd2a2bdff59825bdd27c5 /src/mainboard/asrock/g41c-gs/romstage.c
parente396c662c0916a8938cbc0cab4bd5820088e26a4 (diff)
downloadcoreboot-10cfd4d7cfc3196449e3ba80f8d2538e113ef7e8.tar.gz
coreboot-10cfd4d7cfc3196449e3ba80f8d2538e113ef7e8.tar.bz2
coreboot-10cfd4d7cfc3196449e3ba80f8d2538e113ef7e8.zip
mb/{x4x}: Remove unused 'include <northbridge/intel/x4x/iomap.h>'
Change-Id: I82f1d4325ea87585137fa81567aa82b80454c704 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36693 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/asrock/g41c-gs/romstage.c')
-rw-r--r--src/mainboard/asrock/g41c-gs/romstage.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/asrock/g41c-gs/romstage.c b/src/mainboard/asrock/g41c-gs/romstage.c
index bb7a342d75c7..57d1ec2c2c70 100644
--- a/src/mainboard/asrock/g41c-gs/romstage.c
+++ b/src/mainboard/asrock/g41c-gs/romstage.c
@@ -19,7 +19,6 @@
#include <device/pci_ops.h>
#include <console/console.h>
#include <arch/romstage.h>
-#include <northbridge/intel/x4x/iomap.h>
#include <northbridge/intel/x4x/x4x.h>
#include <southbridge/intel/common/gpio.h>
#include <southbridge/intel/common/pmclib.h>