diff options
| author | Rudolf Marek <r.marek@asssembler.cz> | 2011-02-26 13:34:01 +0000 |
|---|---|---|
| committer | Rudolf Marek <r.marek@assembler.cz> | 2011-02-26 13:34:01 +0000 |
| commit | 199c694f49e2ecbc3bd2cc6c5e7d7570a4c3cf62 (patch) | |
| tree | 62e74168ba730c474889c0b14088a28a1632cb4d /src/mainboard/broadcom/blast | |
| parent | ed1d116e62b57b9c5c8746d17ecbf842845d4be2 (diff) | |
| download | coreboot-199c694f49e2ecbc3bd2cc6c5e7d7570a4c3cf62.tar.gz coreboot-199c694f49e2ecbc3bd2cc6c5e7d7570a4c3cf62.tar.bz2 coreboot-199c694f49e2ecbc3bd2cc6c5e7d7570a4c3cf62.zip | |
It adds support for automatic PSS object generation for AMD pre fam Fh CPU. Those CPUs require a hardcoded table, which I managed to rewrite during one particularly boring flight. Too pity it is only for Opteron CPUs. Someone needs to finish the second PDF for All others Athlons and Semprons.
Also it enables the FID/VID changes in SB. Jakllsch had some troubles with that too but on am2 CPU. Those bits are only documented in SB600. They arent in RRG RPR and BDG.
Signed-off-by: Rudolf Marek <r.marek@asssembler.cz>
Acked-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6381 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/broadcom/blast')
0 files changed, 0 insertions, 0 deletions