diff options
| author | Elyes HAOUAS <ehaouas@noos.fr> | 2020-05-09 13:21:47 +0200 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2020-05-10 13:12:18 +0000 |
| commit | 674ad92923de63979f6ea1479de2f47a4efed138 (patch) | |
| tree | 4cfe954434ed12c6a5c1b4c76fc58287373dd262 /src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb | |
| parent | 7a0bcb7fb4b4c120031b6f63299c46d432d1f85a (diff) | |
| download | coreboot-674ad92923de63979f6ea1479de2f47a4efed138.tar.gz coreboot-674ad92923de63979f6ea1479de2f47a4efed138.tar.bz2 coreboot-674ad92923de63979f6ea1479de2f47a4efed138.zip | |
src/mainboard: Replace GPLv2 long form headers with SPDX header
Change-Id: I64d9468682a4aae3084b17b8724d035f17d01dff
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41187
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb')
| -rw-r--r-- | src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb | 14 |
1 files changed, 1 insertions, 13 deletions
diff --git a/src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb b/src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb index cd535058d998..068ecd64edac 100644 --- a/src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb +++ b/src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb @@ -1,17 +1,5 @@ -# # This file is part of the coreboot project. -# -# -# This program is free software; you can redistribute it and/or modify -# it under the terms of the GNU General Public License as published by -# the Free Software Foundation; either version 2 of the License, or -# (at your option) any later version. -# -# This program is distributed in the hope that it will be useful, -# but WITHOUT ANY WARRANTY; without even the implied warranty of -# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the -# GNU General Public License for more details. -# +# SPDX-License-Identifier: GPL-2.0-or-later chip northbridge/intel/x4x # Northbridge device cpu_cluster 0 on # APIC cluster |