diff options
| author | Anil Kumar <anil.kumar.k@intel.com> | 2022-06-21 11:41:56 -0700 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2022-07-07 13:06:11 +0000 |
| commit | f136ddb9fa1ecc80f64a218f36f275583d903584 (patch) | |
| tree | 61938508549482adb8df2bc338699e05ddb40604 /src/mainboard/google/brya/variants/agah/overridetree.cb | |
| parent | 75926254b680a7d2adba1d9fa0304eda0abdb183 (diff) | |
| download | coreboot-f136ddb9fa1ecc80f64a218f36f275583d903584.tar.gz coreboot-f136ddb9fa1ecc80f64a218f36f275583d903584.tar.bz2 coreboot-f136ddb9fa1ecc80f64a218f36f275583d903584.zip | |
mb/google/brya: Disable SaGV support for agah variant
agah proto boards with i7 silicon face boot issues due to high power
consumption during MRC training.
This patch is a temporary WA to run in SAGV disabled mode while the
thermal issue is being investigated.
BUG=b:234402102
BRANCH=firmware-brya-14505.B
TEST=Build CB image and boot on agah board.
Change-Id: I431d233b23fb4f5c68117ea380fdec5646b88346
Signed-off-by: Anil Kumar <anil.kumar.k@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/65300
Reviewed-by: Selma Bensaid <selma.bensaid@intel.com>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Diffstat (limited to 'src/mainboard/google/brya/variants/agah/overridetree.cb')
| -rw-r--r-- | src/mainboard/google/brya/variants/agah/overridetree.cb | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/google/brya/variants/agah/overridetree.cb b/src/mainboard/google/brya/variants/agah/overridetree.cb index f693d0479622..007b188ff090 100644 --- a/src/mainboard/google/brya/variants/agah/overridetree.cb +++ b/src/mainboard/google/brya/variants/agah/overridetree.cb @@ -30,7 +30,7 @@ chip soc/intel/alderlake }, }" - register "sagv" = "SaGv_Enabled" + register "sagv" = "SaGv_Disabled" register "tcss_aux_ori" = "0x10" register "typec_aux_bias_pads[2]" = "{.pad_auxp_dc = GPP_E22, .pad_auxn_dc = GPP_E23}" |