summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/brya/variants/felwinter/overridetree.cb
diff options
context:
space:
mode:
authorRonak Kanabar <ronak.kanabar@intel.com>2022-01-04 15:46:15 +0530
committerFelix Held <felix-coreboot@felixheld.de>2022-01-14 14:29:06 +0000
commit4503a0cb0fd93928361c45181fedf9266d594f9d (patch)
tree3f05ae863915df9ebc40f9a369173619f22f1e3b /src/mainboard/google/brya/variants/felwinter/overridetree.cb
parenta92589bc5c403f1633dc87a5fa9d38836db131dc (diff)
downloadcoreboot-4503a0cb0fd93928361c45181fedf9266d594f9d.tar.gz
coreboot-4503a0cb0fd93928361c45181fedf9266d594f9d.tar.bz2
coreboot-4503a0cb0fd93928361c45181fedf9266d594f9d.zip
mb/google/brya0: Enable CNVi DDR RFIM for brya0 variant
DDR interfaces emit electromagnetic radiation which can couple to the antennas of various radios that are integrated in the system, and cause radio frequency interference (RFI). The DDR Radio Frequency Interference Mitigation (DDR RFIM) feature is primarily aimed at resolving narrowband RFI from DDR4/5 and LPDDR4/5 technologies for the Wi-Fi high and ultra-high bands (~5-7 GHz). This patch sets CnviDdrRfim UPD and enables CNVI DDR RFIM feature for brya0 variant. Refer to Intel doc:640438 and doc:690608 for more details. BUG=b:201724512 BRANCH=None TEST=Build and boot with debug FSP and verify CnviDdrRfim UPD value. Change-Id: I6ad826d0039e400f219c2d407c51762c1751a909 Signed-off-by: Ronak Kanabar <ronak.kanabar@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60740 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Diffstat (limited to 'src/mainboard/google/brya/variants/felwinter/overridetree.cb')
0 files changed, 0 insertions, 0 deletions