summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/brya/variants/vell/gpio.c
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2022-01-31 14:31:33 +0530
committerSubrata Banik <subratabanik@google.com>2022-02-02 06:58:11 +0000
commitda2827779c81ec1b0038996027d9d506d11a35f0 (patch)
tree94d5dab77a4be9e0b1046cf55a7a4477ac624249 /src/mainboard/google/brya/variants/vell/gpio.c
parent7e91db714853fcc55b1bc63707f1618908bbf8dd (diff)
downloadcoreboot-da2827779c81ec1b0038996027d9d506d11a35f0.tar.gz
coreboot-da2827779c81ec1b0038996027d9d506d11a35f0.tar.bz2
coreboot-da2827779c81ec1b0038996027d9d506d11a35f0.zip
mb/google/brya: Lock TPM pin in brask and brya baseboards
This applies a configuration lock to the TPM I2C and IRQ GPIO for all brya and brask variants. BUG=b:208827718 TEST=cat /sys/kernel/debug/pinctrl/INTC1055\:00/pins suggests I2C_TPM_SDL and I2C_TPM__SDA GPIO PINs are locked. Signed-off-by: Subrata Banik <subratabanik@google.com> Change-Id: I4f2a7014faeecd4701ea35ec77ef0e1692516b9d Reviewed-on: https://review.coreboot.org/c/coreboot/+/61499 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/mainboard/google/brya/variants/vell/gpio.c')
-rw-r--r--src/mainboard/google/brya/variants/vell/gpio.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/mainboard/google/brya/variants/vell/gpio.c b/src/mainboard/google/brya/variants/vell/gpio.c
index b7ade2e14af0..6dbfb69a12be 100644
--- a/src/mainboard/google/brya/variants/vell/gpio.c
+++ b/src/mainboard/google/brya/variants/vell/gpio.c
@@ -47,6 +47,10 @@ static const struct pad_config override_gpio_table[] = {
/* F19 : NC */
PAD_NC(GPP_F19, NONE),
+ /* H6 : I2C1_SDA ==> PCH_I2C_TPM_SDA */
+ PAD_CFG_NF_LOCK(GPP_H6, NONE, NF1, LOCK_CONFIG),
+ /* H7 : IC1_SCL ==> PCH_I2C_TPM_SCL */
+ PAD_CFG_NF_LOCK(GPP_H7, NONE, NF1, LOCK_CONFIG),
/* H12 : I2C7_SDA ==> UWB_SDA */
PAD_CFG_NF(GPP_H12, NONE, DEEP, NF1),
/* H13 : I2C7_SCL ==> UWB_SCL */