summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/dedede/variants/sasukette
diff options
context:
space:
mode:
authorZanxi Chen <chenzanxi@huaqin.corp-partner.google.com>2021-08-24 19:19:11 +0800
committerFelix Held <felix-coreboot@felixheld.de>2021-08-25 19:21:04 +0000
commit69bd94ca2294691c9cf7c423385c1139a670c44a (patch)
tree79445eeb5f0e33a435a6304de5b495254d643c31 /src/mainboard/google/dedede/variants/sasukette
parent278b0023484538c8ab141b873557381005834e42 (diff)
downloadcoreboot-69bd94ca2294691c9cf7c423385c1139a670c44a.tar.gz
coreboot-69bd94ca2294691c9cf7c423385c1139a670c44a.tar.bz2
coreboot-69bd94ca2294691c9cf7c423385c1139a670c44a.zip
mb/google/dedede/var/sasukette: Update DPTF parameters
Update DPTF parameters from internal thermal team. BUG=b:180875580 BRANCH=dedede TEST=emerge-dedede coreboot Change-Id: I06d8a543dbd77137cb97c4ea695a1f2b9f8ee76c Signed-off-by: Zanxi Chen <chenzanxi@huaqin.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/57116 Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/dedede/variants/sasukette')
-rw-r--r--src/mainboard/google/dedede/variants/sasukette/overridetree.cb10
1 files changed, 9 insertions, 1 deletions
diff --git a/src/mainboard/google/dedede/variants/sasukette/overridetree.cb b/src/mainboard/google/dedede/variants/sasukette/overridetree.cb
index c7636a8861f0..995926360000 100644
--- a/src/mainboard/google/dedede/variants/sasukette/overridetree.cb
+++ b/src/mainboard/google/dedede/variants/sasukette/overridetree.cb
@@ -99,7 +99,7 @@ chip soc/intel/jasperlake
register "policies.passive" = "{
[0] = DPTF_PASSIVE(CPU, TEMP_SENSOR_0, 52, 5000),
[1] = DPTF_PASSIVE(CPU, TEMP_SENSOR_1, 52, 5000),
- [2] = DPTF_PASSIVE(CPU, TEMP_SENSOR_2, 50, 5000),}"
+ [2] = DPTF_PASSIVE(CHARGER, TEMP_SENSOR_2, 50, 5000),}"
## Critical Policy
register "policies.critical" = "{
[0] = DPTF_CRITICAL(CPU, 105, SHUTDOWN),
@@ -118,6 +118,14 @@ chip soc/intel/jasperlake
.time_window_min = 28 * MSECS_PER_SEC,
.time_window_max = 32 * MSECS_PER_SEC,
.granularity = 1000,}"
+ ## Charger Performance Control (Control, mA)
+ register "controls.charger_perf" = "{
+ [0] = { 255, 3000 },
+ [1] = { 32, 2000 },
+ [2] = { 24, 1500 },
+ [3] = { 16, 1000 },
+ [4] = { 8, 500 }
+ }"
device generic 0 on end
end
end # SA Thermal device