summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/geralt/Kconfig
diff options
context:
space:
mode:
authorRex-BC Chen <rex-bc.chen@mediatek.com>2022-07-25 19:08:06 +0800
committerFelix Held <felix-coreboot@felixheld.de>2022-08-02 12:20:52 +0000
commit125082091655feb99892f1af440f282213f3037f (patch)
tree1ce2789467e4e51501e5742dd402c2481fc9a7fd /src/mainboard/google/geralt/Kconfig
parent4c24606637c2133f0e459ba324f847d5714b9e12 (diff)
downloadcoreboot-125082091655feb99892f1af440f282213f3037f.tar.gz
coreboot-125082091655feb99892f1af440f282213f3037f.tar.bz2
coreboot-125082091655feb99892f1af440f282213f3037f.zip
mb/google/geralt: Enable Chrome EC
Initialize SPI bus 0 for Chrome EC control. TEST=build pass BUG=b:236331724 Signed-off-by: Bo-Chen Chen <rex-bc.chen@mediatek.com> Change-Id: I6de5ea8a0273a3b0c725e4cdbcf69f4db74c5db7 Reviewed-on: https://review.coreboot.org/c/coreboot/+/66272 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/mainboard/google/geralt/Kconfig')
-rw-r--r--src/mainboard/google/geralt/Kconfig9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/mainboard/google/geralt/Kconfig b/src/mainboard/google/geralt/Kconfig
index dde5b5751173..0501a1d34fcb 100644
--- a/src/mainboard/google/geralt/Kconfig
+++ b/src/mainboard/google/geralt/Kconfig
@@ -8,17 +8,22 @@ if BOARD_GOOGLE_GERALT_COMMON
config VBOOT
select VBOOT_VBNV_FLASH
+ select EC_GOOGLE_CHROMEEC_SWITCHES
config BOARD_SPECIFIC_OPTIONS
def_bool y
select SOC_MEDIATEK_MT8188
select BOARD_ROMSIZE_KB_8192
select MAINBOARD_HAS_CHROMEOS
+ select CHROMEOS_USE_EC_WATCHDOG_FLAG if CHROMEOS
select COMMON_CBFS_SPI_WRAPPER
select SPI_FLASH
select SPI_FLASH_INCLUDE_ALL_DRIVERS
select COMMONLIB_STORAGE
select COMMONLIB_STORAGE_MMC
+ select EC_GOOGLE_CHROMEEC
+ select EC_GOOGLE_CHROMEEC_BOARDID
+ select EC_GOOGLE_CHROMEEC_SPI
config MAINBOARD_DIR
string
@@ -31,4 +36,8 @@ config MAINBOARD_PART_NUMBER
config BOOT_DEVICE_SPI_FLASH_BUS
int
default 7
+
+config EC_GOOGLE_CHROMEEC_SPI_BUS
+ hex
+ default 0x0
endif