summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/geralt/chromeos.c
diff options
context:
space:
mode:
authorRex-BC Chen <rex-bc.chen@mediatek.com>2022-07-25 19:36:56 +0800
committerFelix Held <felix-coreboot@felixheld.de>2022-08-03 16:40:20 +0000
commitd9e568a0464796b0d5e6209f4c5e3d7ed42e59b2 (patch)
tree39a259ae920f6093fd611ad47b5c6644d0c5170f /src/mainboard/google/geralt/chromeos.c
parent433810a5777cbfb1ee5cae5b284481acdbf63048 (diff)
downloadcoreboot-d9e568a0464796b0d5e6209f4c5e3d7ed42e59b2.tar.gz
coreboot-d9e568a0464796b0d5e6209f4c5e3d7ed42e59b2.tar.bz2
coreboot-d9e568a0464796b0d5e6209f4c5e3d7ed42e59b2.zip
mb/google/geralt: Configure TPM
Initialize I2C bus 1 for TPM control. TEST=build pass BUG=b:236331724 Signed-off-by: Bo-Chen Chen <rex-bc.chen@mediatek.com> Change-Id: If5807c9bb39260315ecbc55305def483bd2b8c51 Reviewed-on: https://review.coreboot.org/c/coreboot/+/66273 Reviewed-by: Yu-Ping Wu <yupingso@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/geralt/chromeos.c')
-rw-r--r--src/mainboard/google/geralt/chromeos.c9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/mainboard/google/geralt/chromeos.c b/src/mainboard/google/geralt/chromeos.c
index 434ff90659cc..eb93be20c4d5 100644
--- a/src/mainboard/google/geralt/chromeos.c
+++ b/src/mainboard/google/geralt/chromeos.c
@@ -2,8 +2,17 @@
#include <bootmode.h>
#include <boot/coreboot_tables.h>
+#include <gpio.h>
+#include <security/tpm/tis.h>
+
+#include "gpio.h"
void fill_lb_gpios(struct lb_gpios *gpios)
{
/* TODO: add Chrome specific gpios */
}
+
+int tis_plat_irq_status(void)
+{
+ return gpio_eint_poll(GPIO_GSC_AP_INT_ODL);
+}