summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/jecht/acpi/superio.asl
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-04-05 13:21:45 +0200
committerFelix Held <felix-coreboot@felixheld.de>2020-04-06 13:49:50 +0000
commitaf4ecc24d4b28c0f4ab19351eba75b8da74628a3 (patch)
treeb0061753f6b664b4c52aa68099892cfc61fbf305 /src/mainboard/google/jecht/acpi/superio.asl
parentb6636b0ea812a88a525e6c9ae0603c31837d44c3 (diff)
downloadcoreboot-af4ecc24d4b28c0f4ab19351eba75b8da74628a3.tar.gz
coreboot-af4ecc24d4b28c0f4ab19351eba75b8da74628a3.tar.bz2
coreboot-af4ecc24d4b28c0f4ab19351eba75b8da74628a3.zip
mb/google/jecht: Use SPDX for GPL-2.0-only files
Done with sed and God Lines. Only done for C-like code for now. Change-Id: I90a3b2384797a15d5ac7f3cf9df808a5cfb1dc8c Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40178 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/jecht/acpi/superio.asl')
-rw-r--r--src/mainboard/google/jecht/acpi/superio.asl15
1 files changed, 2 insertions, 13 deletions
diff --git a/src/mainboard/google/jecht/acpi/superio.asl b/src/mainboard/google/jecht/acpi/superio.asl
index 623f4e63fb48..afa75602f2df 100644
--- a/src/mainboard/google/jecht/acpi/superio.asl
+++ b/src/mainboard/google/jecht/acpi/superio.asl
@@ -1,16 +1,5 @@
-/*
- * This file is part of the coreboot project.
- *
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- */
+/* SPDX-License-Identifier: GPL-2.0-only */
+/* This file is part of the coreboot project. */
/* Values should match those defined in devicetree.cb */