summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/kahlee/variants
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-01-22 15:12:14 +0100
committerPatrick Georgi <pgeorgi@google.com>2021-01-25 08:50:17 +0000
commite4abe7fd5afcf35db8ac51969f716592f4bdf253 (patch)
tree6e8b8a4f1b2d62f213f9b5652ec80a547e7831a7 /src/mainboard/google/kahlee/variants
parentf06d046c1041477adbd6e40a038667a620641b38 (diff)
downloadcoreboot-e4abe7fd5afcf35db8ac51969f716592f4bdf253.tar.gz
coreboot-e4abe7fd5afcf35db8ac51969f716592f4bdf253.tar.bz2
coreboot-e4abe7fd5afcf35db8ac51969f716592f4bdf253.zip
bayhub bh720: Configure VIH tuning via devicetree
There's no need to repeat the same code on every board. Change-Id: I2e19decfe8609fa644e609673a56ee5109bafefa Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49831 Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com> Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Martin Roth <martinroth@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/kahlee/variants')
-rw-r--r--src/mainboard/google/kahlee/variants/nuwani/devicetree.cb1
-rw-r--r--src/mainboard/google/kahlee/variants/nuwani/mainboard.c11
-rw-r--r--src/mainboard/google/kahlee/variants/treeya/devicetree.cb1
-rw-r--r--src/mainboard/google/kahlee/variants/treeya/mainboard.c11
4 files changed, 2 insertions, 22 deletions
diff --git a/src/mainboard/google/kahlee/variants/nuwani/devicetree.cb b/src/mainboard/google/kahlee/variants/nuwani/devicetree.cb
index 8c9f1cd47f6f..9d4ff0e6a485 100644
--- a/src/mainboard/google/kahlee/variants/nuwani/devicetree.cb
+++ b/src/mainboard/google/kahlee/variants/nuwani/devicetree.cb
@@ -62,6 +62,7 @@ chip soc/amd/stoneyridge
device pci 2.4 on
chip drivers/generic/bayhub
register "power_saving" = "1"
+ register "vih_tuning_value" = "0x35"
device pci 00.0 on end
end
end #
diff --git a/src/mainboard/google/kahlee/variants/nuwani/mainboard.c b/src/mainboard/google/kahlee/variants/nuwani/mainboard.c
index ce98d62c1845..afb62ba5dd89 100644
--- a/src/mainboard/google/kahlee/variants/nuwani/mainboard.c
+++ b/src/mainboard/google/kahlee/variants/nuwani/mainboard.c
@@ -77,17 +77,6 @@ void board_bh720(struct device *dev)
write32((void *)(sdbar + BH720_MEM_RW_DATA), 0x80000001);
write32((void *)(sdbar + BH720_MEM_RW_ADR), 0x800000D0);
write32((void *)(sdbar + BH720_MEM_ACCESS_EN), 0x80000000);
-
- /* Tune VIH */
- pci_write_config32(dev, BH720_PROTECT,
- BH720_PROTECT_OFF | BH720_PROTECT_LOCK_OFF);
- bh720_pcr_data = pci_read_config32(dev, BH720_PCR_DrvStrength_PLL);
- bh720_pcr_data &= 0xFFFFFF00;
- /* CLK = 3 and DAT = 2 */
- bh720_pcr_data |= 0x35;
- pci_write_config32(dev, BH720_PCR_DrvStrength_PLL, bh720_pcr_data);
- pci_write_config32(dev, BH720_PROTECT,
- BH720_PROTECT_ON | BH720_PROTECT_LOCK_ON);
}
const char *smbios_mainboard_manufacturer(void)
diff --git a/src/mainboard/google/kahlee/variants/treeya/devicetree.cb b/src/mainboard/google/kahlee/variants/treeya/devicetree.cb
index 132172e75068..183e3ddacd58 100644
--- a/src/mainboard/google/kahlee/variants/treeya/devicetree.cb
+++ b/src/mainboard/google/kahlee/variants/treeya/devicetree.cb
@@ -62,6 +62,7 @@ chip soc/amd/stoneyridge
device pci 2.4 on
chip drivers/generic/bayhub
register "power_saving" = "1"
+ register "vih_tuning_value" = "0x35"
device pci 00.0 on end
end
end #
diff --git a/src/mainboard/google/kahlee/variants/treeya/mainboard.c b/src/mainboard/google/kahlee/variants/treeya/mainboard.c
index ce98d62c1845..afb62ba5dd89 100644
--- a/src/mainboard/google/kahlee/variants/treeya/mainboard.c
+++ b/src/mainboard/google/kahlee/variants/treeya/mainboard.c
@@ -77,17 +77,6 @@ void board_bh720(struct device *dev)
write32((void *)(sdbar + BH720_MEM_RW_DATA), 0x80000001);
write32((void *)(sdbar + BH720_MEM_RW_ADR), 0x800000D0);
write32((void *)(sdbar + BH720_MEM_ACCESS_EN), 0x80000000);
-
- /* Tune VIH */
- pci_write_config32(dev, BH720_PROTECT,
- BH720_PROTECT_OFF | BH720_PROTECT_LOCK_OFF);
- bh720_pcr_data = pci_read_config32(dev, BH720_PCR_DrvStrength_PLL);
- bh720_pcr_data &= 0xFFFFFF00;
- /* CLK = 3 and DAT = 2 */
- bh720_pcr_data |= 0x35;
- pci_write_config32(dev, BH720_PCR_DrvStrength_PLL, bh720_pcr_data);
- pci_write_config32(dev, BH720_PROTECT,
- BH720_PROTECT_ON | BH720_PROTECT_LOCK_ON);
}
const char *smbios_mainboard_manufacturer(void)