diff options
| author | Matt DeVillier <matt.devillier@gmail.com> | 2023-11-01 15:52:03 -0500 |
|---|---|---|
| committer | Matt DeVillier <matt.devillier@amd.corp-partner.google.com> | 2023-11-03 15:32:43 +0000 |
| commit | 6c705e766f7f4462da7af1817925bb6d20518d15 (patch) | |
| tree | 1326d5cf56588f0c36c0ceb1a4a9630c605cd0a6 /src/mainboard/google/puff/variants/ambassador/overridetree.cb | |
| parent | 3c83995ff99fd6aa4e20249e7e34da0b32a89a5f (diff) | |
| download | coreboot-6c705e766f7f4462da7af1817925bb6d20518d15.tar.gz coreboot-6c705e766f7f4462da7af1817925bb6d20518d15.tar.bz2 coreboot-6c705e766f7f4462da7af1817925bb6d20518d15.zip | |
mb/google/puff/var/*: Set LAN/WLAN device type to generic
Change the LAN/WiFi device types from PCI to generic, so that the bogus
PCI device and function values don't end up in coreboot's internal
device tree. The presence of these bogus PCI devices cause the LPI
constraint generator to create a reference for an ACPI device which does
not exist (SB.PCI0.RP{xx}.MCHC). The invalid reference(s) cause a
Windows BSOD (INTERNAL_POWER_ERROR).
TEST=build/boot Win11 on google/puff (wyvern). Verify LAN/WLAN devices
function correctly under Windows and Linux.
Change-Id: Ibc5f96250edb358d0517bd3840bf5604defe0b39
Signed-off-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/78870
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Singer <service+coreboot-gerrit@felixsinger.de>
Diffstat (limited to 'src/mainboard/google/puff/variants/ambassador/overridetree.cb')
| -rw-r--r-- | src/mainboard/google/puff/variants/ambassador/overridetree.cb | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/google/puff/variants/ambassador/overridetree.cb b/src/mainboard/google/puff/variants/ambassador/overridetree.cb index 8b6a9ae1b18d..93e1c0461c4d 100644 --- a/src/mainboard/google/puff/variants/ambassador/overridetree.cb +++ b/src/mainboard/google/puff/variants/ambassador/overridetree.cb @@ -396,7 +396,7 @@ chip soc/intel/cannonlake register "wake" = "GPE0_DW1_07" # GPP_C7 register "device_index" = "0" register "enable_aspm_l1_2" = "1" - device pci 00.0 on end + device generic 0 on end end register "PcieRpSlotImplemented[6]" = "1" end # RTL8111H Ethernet NIC |