summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/rex
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2022-07-11 09:28:37 +0000
committerFelix Held <felix-coreboot@felixheld.de>2022-07-14 12:39:28 +0000
commit0bf12acc7214f8fea50abb5cfff46876af409b39 (patch)
treed45b810dbfe8f49086e1f4925aa397ae6360225f /src/mainboard/google/rex
parent3144be76f403b14d2eff255e7ef93dec1303908a (diff)
downloadcoreboot-0bf12acc7214f8fea50abb5cfff46876af409b39.tar.gz
coreboot-0bf12acc7214f8fea50abb5cfff46876af409b39.tar.bz2
coreboot-0bf12acc7214f8fea50abb5cfff46876af409b39.zip
mb/google/rex: Add initial devicetree.cb for `rex` baseboard
This patch adds initial PCI device entries into the baseboard devicetree.cb. BUG=b:224325352 TEST=Able to build Google/Rex and verified on MTL emulator. Signed-off-by: Subrata Banik <subratabanik@google.com> Change-Id: I944b03a6b3c9c592c09984dde483c855f1a2cd32 Reviewed-on: https://review.coreboot.org/c/coreboot/+/65760 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Diffstat (limited to 'src/mainboard/google/rex')
-rw-r--r--src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb13
1 files changed, 13 insertions, 0 deletions
diff --git a/src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb b/src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb
index bf90c4e381c4..2c285d28a14b 100644
--- a/src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb
+++ b/src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb
@@ -2,4 +2,17 @@ chip soc/intel/meteorlake
device cpu_cluster 0 on
device lapic 0 on end
end
+ device domain 0 on
+ device ref igpu on end
+ device ref dtt on end
+ device ref xhci on end
+ device ref shared_sram on end
+ device ref heci1 on end
+ device ref uart0 on end
+ device ref soc_espi on
+ chip ec/google/chromeec
+ device pnp 0c09.0 on end
+ end
+ end
+ end
end