summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/skyrim/variants/baseboard/gpio.c
diff options
context:
space:
mode:
authorIan Feng <ian_feng@compal.corp-partner.google.com>2022-04-20 17:32:01 +0800
committerFelix Held <felix-coreboot@felixheld.de>2022-04-27 12:25:36 +0000
commitbe918747a3879fee995b378dc76baa58ab5e3153 (patch)
tree370918cd57ca415008c9077fdc67b6e7846af469 /src/mainboard/google/skyrim/variants/baseboard/gpio.c
parentdb6d1983da9559b3910e6833be68029f73c0f258 (diff)
downloadcoreboot-be918747a3879fee995b378dc76baa58ab5e3153.tar.gz
coreboot-be918747a3879fee995b378dc76baa58ab5e3153.tar.bz2
coreboot-be918747a3879fee995b378dc76baa58ab5e3153.zip
mb/google/skyrim: Configure SD_AUX_RESET_L signal
Set native function (SD_AUX_RESET_L), and drive it high. BUG=b:229181624 TEST=Build and boot to OS in Skyrim. Ensure that the SD Controller and SD Card are enumerated fine. 02:00.0 SD Host controller: Genesys Logic, Inc GL9750 (rev 01) Signed-off-by: Ian Feng <ian_feng@compal.corp-partner.google.com> Change-Id: I03d88d90acc03cdebcb1e83ed2e799dda8b5b735 Reviewed-on: https://review.coreboot.org/c/coreboot/+/63739 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src/mainboard/google/skyrim/variants/baseboard/gpio.c')
-rw-r--r--src/mainboard/google/skyrim/variants/baseboard/gpio.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/google/skyrim/variants/baseboard/gpio.c b/src/mainboard/google/skyrim/variants/baseboard/gpio.c
index 6ff29064ad82..53c40dece463 100644
--- a/src/mainboard/google/skyrim/variants/baseboard/gpio.c
+++ b/src/mainboard/google/skyrim/variants/baseboard/gpio.c
@@ -56,7 +56,7 @@ static const struct soc_amd_gpio base_gpio_table[] = {
/* PCIE_RST0_L */
PAD_NFO(GPIO_26, PCIE_RST0_L, HIGH),
/* SD_AUX_RESET_L */
- PAD_GPO(GPIO_27, HIGH),
+ PAD_NFO(GPIO_27, PCIE_RST1_L, HIGH),
/* GPIO_28: Not available */
/* TCHSCR_INT_ODL */
PAD_GPI(GPIO_29, PULL_NONE),