summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/volteer/variants/eldrid
diff options
context:
space:
mode:
authorScott Chao <scott_chao@wistron.corp-partner.google.com>2020-11-26 13:06:03 +0800
committerTim Wawrzynczak <twawrzynczak@chromium.org>2020-11-29 22:43:10 +0000
commitc97a1c0ac8e3fe2900eb296a7a2d05578d358bf0 (patch)
tree5233c3be0b5e31fea72cdd85bcf33da22dff65b8 /src/mainboard/google/volteer/variants/eldrid
parentd149bfa17fb1fca7e0a388fd6c0cbb088069d0d5 (diff)
downloadcoreboot-c97a1c0ac8e3fe2900eb296a7a2d05578d358bf0.tar.gz
coreboot-c97a1c0ac8e3fe2900eb296a7a2d05578d358bf0.tar.bz2
coreboot-c97a1c0ac8e3fe2900eb296a7a2d05578d358bf0.zip
mb/google/volteer: eldrid: use devtree aliases for PMC MUX connectors
Now that soc_get_pmc_mux_device() is gone, the PMC MUX connector devices can be hooked up together via devicetree aliases. BUG=b:172528109 BRANCH=firmware-volteer-13521.B TEST=built and USB3.0, type-c display work. Signed-off-by: Scott Chao <scott_chao@wistron.corp-partner.google.com> Change-Id: Iedf9b972b341064ff62a4443bfa83f69c8c60108 Reviewed-on: https://review.coreboot.org/c/coreboot/+/48066 Reviewed-by: Zhuohao Lee <zhuohao@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/volteer/variants/eldrid')
-rw-r--r--src/mainboard/google/volteer/variants/eldrid/overridetree.cb11
1 files changed, 9 insertions, 2 deletions
diff --git a/src/mainboard/google/volteer/variants/eldrid/overridetree.cb b/src/mainboard/google/volteer/variants/eldrid/overridetree.cb
index 51bc99159b25..129d70482e4f 100644
--- a/src/mainboard/google/volteer/variants/eldrid/overridetree.cb
+++ b/src/mainboard/google/volteer/variants/eldrid/overridetree.cb
@@ -168,6 +168,13 @@ chip soc/intel/tigerlake
device i2c 15 on end
end
end
+ device ref pch_espi on
+ chip ec/google/chromeec
+ use conn0 as mux_conn[0]
+ use conn1 as mux_conn[1]
+ device pnp 0c09.0 on end
+ end
+ end
device ref hda on
chip drivers/generic/max98357a
register "hid" = ""MX98357A""
@@ -185,14 +192,14 @@ chip soc/intel/tigerlake
register "usb2_port_number" = "9"
register "usb3_port_number" = "1"
# SBU & HSL follow CC
- device generic 0 on end
+ device generic 0 alias conn0 on end
end
chip drivers/intel/pmc_mux/conn
register "usb2_port_number" = "4"
register "usb3_port_number" = "2"
# SBU is fixed, HSL follows CC
register "sbu_orientation" = "TYPEC_ORIENTATION_NORMAL"
- device generic 1 on end
+ device generic 1 alias conn1 on end
end
end
end