summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/volteer/variants/lindar
diff options
context:
space:
mode:
authorrasheed.hsueh <rasheed.hsueh@lcfc.corp-partner.google.com>2020-08-27 10:05:59 +0800
committerPatrick Georgi <pgeorgi@google.com>2020-09-02 10:36:59 +0000
commit2ad859988b5243411393fdf3116eea281b92b1bb (patch)
treef22bc1fde2c3ab365f70a7574b523c19c5082e8a /src/mainboard/google/volteer/variants/lindar
parent452441d46573a0727bc7e9cb7cf35e3cf402d07c (diff)
downloadcoreboot-2ad859988b5243411393fdf3116eea281b92b1bb.tar.gz
coreboot-2ad859988b5243411393fdf3116eea281b92b1bb.tar.bz2
coreboot-2ad859988b5243411393fdf3116eea281b92b1bb.zip
mb/google/volteer/variant/lindar: Update memory settings.
Based on the Lindar's schematic, generate memory settings. BUG=b:161089195 TEST=FW_NAME=lindar emerge-volteer coreboot chromeos-bootimage Signed-off-by: rasheed.hsueh <rasheed.hsueh@lcfc.corp-partner.google.com> Change-Id: I75fb9254ec7aa40acc2e125f0c4fd31003d28be6 Reviewed-on: https://review.coreboot.org/c/coreboot/+/44848 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Caveh Jalali <caveh@chromium.org>
Diffstat (limited to 'src/mainboard/google/volteer/variants/lindar')
-rw-r--r--src/mainboard/google/volteer/variants/lindar/Makefile.inc3
-rw-r--r--src/mainboard/google/volteer/variants/lindar/memory.c65
-rw-r--r--src/mainboard/google/volteer/variants/lindar/memory/Makefile.inc5
-rw-r--r--src/mainboard/google/volteer/variants/lindar/memory/dram_id.generated.txt2
-rw-r--r--src/mainboard/google/volteer/variants/lindar/memory/mem_list_variant.txt1
5 files changed, 75 insertions, 1 deletions
diff --git a/src/mainboard/google/volteer/variants/lindar/Makefile.inc b/src/mainboard/google/volteer/variants/lindar/Makefile.inc
index 776c4eaaf97e..b0bfc567ff76 100644
--- a/src/mainboard/google/volteer/variants/lindar/Makefile.inc
+++ b/src/mainboard/google/volteer/variants/lindar/Makefile.inc
@@ -1,6 +1,7 @@
# SPDX-License-Identifier: GPL-2.0-only
-
bootblock-y += gpio.c
+romstage-y += memory.c
+
ramstage-y += gpio.c
diff --git a/src/mainboard/google/volteer/variants/lindar/memory.c b/src/mainboard/google/volteer/variants/lindar/memory.c
new file mode 100644
index 000000000000..11bcf4ca8905
--- /dev/null
+++ b/src/mainboard/google/volteer/variants/lindar/memory.c
@@ -0,0 +1,65 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#include <baseboard/variants.h>
+
+static const struct lpddr4x_cfg lindar_memcfg = {
+ /* DQ byte map */
+ .dq_map = {
+ [0] = {
+ { 3, 1, 0, 2, 4, 6, 7, 5, }, /* DDR0_DQ0[7:0] */
+ { 12, 13, 14, 15, 8, 9, 10, 11 }, /* DDR0_DQ1[7:0] */
+ },
+ [1] = {
+ { 0, 7, 1, 6, 2, 4, 3, 5, }, /* DDR1_DQ0[7:0] */
+ { 8, 15, 14, 9, 13, 10, 12, 11 }, /* DDR1_DQ1[7:0] */
+ },
+ [2] = {
+ { 3, 2, 0, 1, 4, 5, 6, 7, }, /* DDR2_DQ0[7:0] */
+ { 12, 13, 15, 14, 8, 9, 10, 11 }, /* DDR2_DQ1[7:0] */
+ },
+ [3] = {
+ { 6, 0, 1, 7, 5, 4, 2, 3, }, /* DDR3_DQ0[7:0] */
+ { 15, 14, 8, 9, 10, 12, 11, 13 }, /* DDR3_DQ1[7:0] */
+ },
+ [4] = {
+ { 5, 0, 1, 3, 4, 2, 7, 6, }, /* DDR4_DQ0[7:0] */
+ { 11, 14, 13, 12, 8, 9, 15, 10 }, /* DDR4_DQ1[7:0] */
+ },
+ [5] = {
+ { 3, 4, 2, 5, 0, 6, 1, 7, }, /* DDR5_DQ0[7:0] */
+ { 13, 12, 11, 10, 14, 15, 9, 8 }, /* DDR5_DQ1[7:0] */
+ },
+ [6] = {
+ { 3, 2, 1, 0, 5, 4, 7, 6, }, /* DDR6_DQ0[7:0] */
+ { 12, 13, 15, 14, 8, 11, 9, 10 }, /* DDR6_DQ1[7:0] */
+ },
+ [7] = {
+ { 3, 4, 2, 5, 1, 0, 7, 6, }, /* DDR7_DQ0[7:0] */
+ { 15, 14, 9, 8, 12, 10, 11, 13 }, /* DDR7_DQ1[7:0] */
+ },
+ },
+
+ /* DQS CPU<>DRAM map */
+ .dqs_map = {
+ [0] = { 0, 1 }, /* DDR0_DQS[1:0] */
+ [1] = { 0, 1 }, /* DDR1_DQS[1:0] */
+ [2] = { 0, 1 }, /* DDR2_DQS[1:0] */
+ [3] = { 0, 1 }, /* DDR3_DQS[1:0] */
+ [4] = { 0, 1 }, /* DDR4_DQS[1:0] */
+ [5] = { 0, 1 }, /* DDR5_DQS[1:0] */
+ [6] = { 0, 1 }, /* DDR6_DQS[1:0] */
+ [7] = { 0, 1 }, /* DDR7_DQS[1:0] */
+ },
+
+ .ect = 1, /* Enable Early Command Training */
+};
+
+static const struct ddr_memory_cfg board_memcfg = {
+ .mem_type = MEMTYPE_LPDDR4X,
+ .lpddr4_cfg = &lindar_memcfg
+};
+
+const struct ddr_memory_cfg *variant_memory_params(void)
+{
+ return &board_memcfg;
+}
diff --git a/src/mainboard/google/volteer/variants/lindar/memory/Makefile.inc b/src/mainboard/google/volteer/variants/lindar/memory/Makefile.inc
new file mode 100644
index 000000000000..4c95819cb929
--- /dev/null
+++ b/src/mainboard/google/volteer/variants/lindar/memory/Makefile.inc
@@ -0,0 +1,5 @@
+## SPDX-License-Identifier: GPL-2.0-or-later
+## This is an auto-generated file. Do not edit!!
+
+SPD_SOURCES =
+SPD_SOURCES += spd-1.hex # ID = 0(0b0000) Parts = K4U6E3S4AA-MGCL
diff --git a/src/mainboard/google/volteer/variants/lindar/memory/dram_id.generated.txt b/src/mainboard/google/volteer/variants/lindar/memory/dram_id.generated.txt
new file mode 100644
index 000000000000..9bf0bd9af041
--- /dev/null
+++ b/src/mainboard/google/volteer/variants/lindar/memory/dram_id.generated.txt
@@ -0,0 +1,2 @@
+DRAM Part Name ID to assign
+K4U6E3S4AA-MGCL 0 (0000)
diff --git a/src/mainboard/google/volteer/variants/lindar/memory/mem_list_variant.txt b/src/mainboard/google/volteer/variants/lindar/memory/mem_list_variant.txt
new file mode 100644
index 000000000000..a226d2f74131
--- /dev/null
+++ b/src/mainboard/google/volteer/variants/lindar/memory/mem_list_variant.txt
@@ -0,0 +1 @@
+K4U6E3S4AA-MGCL