summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/volteer/variants/terrador
diff options
context:
space:
mode:
authorAlex Levin <levinale@google.com>2020-12-09 15:37:47 -0800
committerTim Wawrzynczak <twawrzynczak@chromium.org>2020-12-11 01:05:37 +0000
commitecf06e5e7531f25ed61d8aae3bdeddea6be2c6d4 (patch)
tree936458b6787d7240995d1a79c5881cd19cef19c5 /src/mainboard/google/volteer/variants/terrador
parent8485637287a93095dc3d51725ad7be033af257cb (diff)
downloadcoreboot-ecf06e5e7531f25ed61d8aae3bdeddea6be2c6d4.tar.gz
coreboot-ecf06e5e7531f25ed61d8aae3bdeddea6be2c6d4.tar.bz2
coreboot-ecf06e5e7531f25ed61d8aae3bdeddea6be2c6d4.zip
mb/google/volteer: Assert BT_DISABLE_L (GPP_A13) in early_gpio_table
BT_DISABLE_L (GPP_A13) has to asserted in early_gpio_table to reset bluetooth on reset. BUG=b:171085081 TEST=volteer2 boots; scope shows assertion of the signal Change-Id: Iaa5799e9cab69c074b7920604c8a6c85ad07358a Signed-off-by: Alex Levin <levinale@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48518 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
Diffstat (limited to 'src/mainboard/google/volteer/variants/terrador')
-rw-r--r--src/mainboard/google/volteer/variants/terrador/gpio.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/mainboard/google/volteer/variants/terrador/gpio.c b/src/mainboard/google/volteer/variants/terrador/gpio.c
index a0267cc7b16a..d5498d0748da 100644
--- a/src/mainboard/google/volteer/variants/terrador/gpio.c
+++ b/src/mainboard/google/volteer/variants/terrador/gpio.c
@@ -189,6 +189,9 @@ const struct pad_config *variant_override_gpio_table(size_t *num)
static const struct pad_config early_gpio_table[] = {
/* A12 : SATAXPCIE1 ==> M2_SSD_PEDET */
PAD_CFG_NF(GPP_A12, NONE, DEEP, NF1),
+ /* A13 : PMC_I2C_SCL ==> BT_DISABLE_L */
+ /* assert reset on reboot */
+ PAD_CFG_GPO(GPP_A13, 0, DEEP),
/* A17 : DDSP_HPDC ==> MEM_CH_SEL */
PAD_CFG_GPI(GPP_A17, NONE, DEEP),