summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/zork/variants/berknip
diff options
context:
space:
mode:
authorKevin Chiu <Kevin.Chiu@quantatw.com>2020-11-19 14:09:47 +0800
committerFelix Held <felix-coreboot@felixheld.de>2020-11-23 16:44:59 +0000
commitde20b28fe48be9f279f34469f585f9b3aa6db818 (patch)
treec0abe0e1da68d7b2860ce0f8e0dd0dc7561442b2 /src/mainboard/google/zork/variants/berknip
parent93859e319e81f975db135c78d4c1494357b0aee8 (diff)
downloadcoreboot-de20b28fe48be9f279f34469f585f9b3aa6db818.tar.gz
coreboot-de20b28fe48be9f279f34469f585f9b3aa6db818.tar.bz2
coreboot-de20b28fe48be9f279f34469f585f9b3aa6db818.zip
mb/google/zork: correct USB2 phy TXVREFTUNE0 parameter name
From spec, [31:28] "HS DC Voltage Level Adjustment" is "TXVREFTUNE0". correct rx_vref_tune -> tx_vref_tune BUG=None BRANCH=zork TEST=emerge-zork coreboot Signed-off-by: Kevin Chiu <kevin.chiu@quantatw.com> Change-Id: I27003a952d8f8bdd8fe52af8a37010e23ee9cdfd Reviewed-on: https://review.coreboot.org/c/coreboot/+/47735 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/mainboard/google/zork/variants/berknip')
-rw-r--r--src/mainboard/google/zork/variants/berknip/overridetree.cb8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/mainboard/google/zork/variants/berknip/overridetree.cb b/src/mainboard/google/zork/variants/berknip/overridetree.cb
index f563419b2946..4745b45c604a 100644
--- a/src/mainboard/google/zork/variants/berknip/overridetree.cb
+++ b/src/mainboard/google/zork/variants/berknip/overridetree.cb
@@ -30,7 +30,7 @@ chip soc/amd/picasso
.tx_pre_emp_amp_tune = 0x03,
.tx_pre_emp_pulse_tune = 0x0,
.tx_rise_tune = 0x1,
- .rx_vref_tune = 0xf,
+ .tx_vref_tune = 0xf,
.tx_hsxv_tune = 0x3,
.tx_res_tune = 0x01,
}"
@@ -42,7 +42,7 @@ chip soc/amd/picasso
.tx_pre_emp_amp_tune = 0x03,
.tx_pre_emp_pulse_tune = 0x0,
.tx_rise_tune = 0x1,
- .rx_vref_tune = 0xf,
+ .tx_vref_tune = 0xf,
.tx_hsxv_tune = 0x3,
.tx_res_tune = 0x01,
}"
@@ -54,7 +54,7 @@ chip soc/amd/picasso
.tx_pre_emp_amp_tune = 0x03,
.tx_pre_emp_pulse_tune = 0x0,
.tx_rise_tune = 0x1,
- .rx_vref_tune = 0xf,
+ .tx_vref_tune = 0xf,
.tx_hsxv_tune = 0x3,
.tx_res_tune = 0x01,
}"
@@ -66,7 +66,7 @@ chip soc/amd/picasso
.tx_pre_emp_amp_tune = 0x03,
.tx_pre_emp_pulse_tune = 0x0,
.tx_rise_tune = 0x1,
- .rx_vref_tune = 0xf,
+ .tx_vref_tune = 0xf,
.tx_hsxv_tune = 0x3,
.tx_res_tune = 0x01,
}"