summaryrefslogtreecommitdiffstats
path: root/src/mainboard/google/zork/variants/morphius
diff options
context:
space:
mode:
authorKevin Chiu <kevin.chiu.17802@gmail.com>2020-12-16 14:24:05 +0800
committerFurquan Shaikh <furquan@google.com>2020-12-17 07:55:15 +0000
commitad77576bcb05bb6f54c2b361635dc905040f74b4 (patch)
tree75f8187b73a8b7e7a13e8786b1686e2d2d2c7e45 /src/mainboard/google/zork/variants/morphius
parent3b3dd84fb1415f078ab160bb283d18807afff445 (diff)
downloadcoreboot-ad77576bcb05bb6f54c2b361635dc905040f74b4.tar.gz
coreboot-ad77576bcb05bb6f54c2b361635dc905040f74b4.tar.bz2
coreboot-ad77576bcb05bb6f54c2b361635dc905040f74b4.zip
mb/google/zork: update USB 2.0 controller Lane Parameter for morphius
from AMD USB phy specialist recommended that TXVREFTUNE0 shouldn't over 0xD (the maximum) in order to have enough room to accomdate a safe disconnect threshhold in COMPDISTUNE0. TXVREFTUNE0: 0xf -> 0xd BUG=b:172687208 BRANCH=zork TEST=emerge-zork coreboot Signed-off-by: Kevin Chiu <kevin.chiu@quantatw.com> Change-Id: Ia104454d95e5e8d6a212c97fb09d61125945eeea Reviewed-on: https://review.coreboot.org/c/coreboot/+/48653 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/mainboard/google/zork/variants/morphius')
-rw-r--r--src/mainboard/google/zork/variants/morphius/overridetree.cb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/google/zork/variants/morphius/overridetree.cb b/src/mainboard/google/zork/variants/morphius/overridetree.cb
index dbdf2e9a34be..bee59e6a1f06 100644
--- a/src/mainboard/google/zork/variants/morphius/overridetree.cb
+++ b/src/mainboard/google/zork/variants/morphius/overridetree.cb
@@ -43,7 +43,7 @@ chip soc/amd/picasso
.tx_pre_emp_amp_tune = 0x03,
.tx_pre_emp_pulse_tune = 0x0,
.tx_rise_tune = 0x1,
- .tx_vref_tune = 0xf,
+ .tx_vref_tune = 0xd,
.tx_hsxv_tune = 0x3,
.tx_res_tune = 0x01,
}"